## COMPUTER ORGANIZATION

I B.TECH II SEM FOR

```
    CSE
(JNTUK)
```

(R20)

HUMANITIES \& BASIC SCIENCES DEPARTMENT


V S M COLLEGE OF ENGINEERING

## RAMCHANDRAPURAM

E.G. Dt. - 533255

# VSM COLLEGE OF ENGINEERING 

RAMACHANDRAPURAM

## 1-2 Semester

COMPUTER ORGANIZATION

UNIT I: Digital Computers and Data Representation: Introduction ,Numbering Systems, Decimal to Binary Conversion, Binary Coded Decimal Numbers, Weighted Codes, Self Complementing Codes, Cyclic Codes, Error Detecting Codes, Error Correcting Codes, Hamming Code for Error Correction, Alphanumeric Codes, ASCI Code Data Representation: Data types, Complements, Fixed Point Representation, Floating Point Representation. Boolean Algebra and Logical gates: Boolean Algebra :Theorems and properties, Boolean functions, canonical and standard forms , minimization of Boolean functions using algebraic identities; Karnaugh map representation and minimization using two and three variable Maps ;Logical gates , universal gates and Two-level realizations using gates : AND-OR, ORAND, NAND-NAND and NOR-NOR structures.

UNIT II: Digital logic circuits: Combinatorial Circuits: Introduction, Combinatorial Circuit Design Procedure, Implementation using universal gates, Multi-bit adder, Multiplexers, Demultiplexers, Decoders Sequential Switching Circuits: Latches and Flip-Flops, Ripple counters using T flip-flops; Synchronous counters: Shift Registers; Ring counters

UNIT III: Computer Arithmetic: Addition and subtraction, multiplication Algorithms, Booth multiplication algorithm, Division Algorithms, Floating - point Arithmetic operations. Register Transfer language and microinstructions :Bus memory transfer, arithmetic and logical micro-operations, shift and rotate micro-operations Basic Computer Organization and Design: Stored program concept, computer Registers, common bus system, Computer instructions, Timing and Control, Instruction cycle, Memory Reference Instructions, Input-Output configuration and program Interrupt.

UNIT IV: Microprogrammed Control: Control memory, Address sequencing, microprogram example, design of control unit. Central Processing Unit: General Register Organization, Instruction Formats, Addressing modes, Data Transfer and Manipulation, Program Control: conditional Flags and Branching

UNIT V: Memory Organization: Memory Hierarchy, Main Memory, Auxiliary memory, Associate Memory, Cache Memory. Input-Output Organization: Input-Output Interface, Asynchronous data transfer, Modes of Transfer, Priority Interrupt Direct memory Access.

Text Books: 1. Digital Logic and Computer Design,Moriss Mano,11thEdition,PearsonEducation. 2. Computer System Architecture,3rded., M.MorrisMano, PHI

Reference Books: 1. Digital Logic and Computer Organization, Rajaraman,Radhakrishnan,PHI,2006
2. Computer Organization, 5thed.,Hamacher, VranesicandZaky,TMH,2002
3. Computer Organization \& Architecture :Designing for Performance, 7thed.,

William Stallings, PHI, 2006

Course Outcomes: By the end of the course the student will be able to
$>$ Demonstrate and understanding of the design of the functional units of a digital computer system.
$>$ Relate Postulates of Boolean algebra and minimize combinational functions.
$>$ Recognize and manipulate representations of numbers stored in digital computers.
$>$ Build the logic families and realization of logic gates.
$>$ Design and analyze combinational and sequential circuits.
> Recall the internal organization of computers, CPU, memory unit and Input/Outputs and the relations between its main components .
> Solve elementary problems by assembly language programming.

# VSM COLLEGE OF ENGINEERING <br> RAMACHANDRAPURAM <br> DEPARTMENT OF HUMANITIES AND BASIC SCIENCES 

| Course Title | Year/Sem | Branch | Periods per Week |
| :---: | :---: | :---: | :---: |
| COMPUTER <br> ORGANIZATION | I/ II | CSE <br> BRANCH | 6 |

## Course Outcomes:

By the end of the course the student will be able to
$>$ Demonstrate and understanding of the design of the functional units of a digital computer system.
$>$ Relate Postulates of Boolean algebra and minimize combinational functions.
$\Rightarrow$ Recognize and manipulate representations of numbers stored in digital computers.
$>$ Build the logic families and realization of logic gates.
$>$ Design and analyze combinational and sequential circuits.
$>$ Recall the internal organization of computers, CPU, memory unit and Input/Outputs and the relations between its main components .
$>$ Solve elementary problems by assembly language programming.

| $\begin{aligned} & \text { Unit } \\ & \text { No } \end{aligned}$ | Outcomes | Name of the Topic | No. of Periods required | Total Periods | Reference Book | Methodology to be adopted |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I | CO 1: <br> Demonstrate and understanding of the design of the functional units of a digital computer system. | Unit-1 Digital Computers and Data Representation |  | 14 | $\begin{gathered} \mathrm{T} 1, \mathrm{~T} 2 \\ \mathrm{R} 20 \end{gathered}$ |  |
|  |  | Introduction, Numbering Systems | 1 |  |  | Black Board |
|  |  | Decimal to Binary Conversion, Binary Coded Decimal Numbers, Weighted Codes, Self Complementing Codes, | 2 |  |  | Black Board |
|  |  | Cyclic Codes, Error Detecting Codes, Error Correcting Codes, | 2 |  |  | E-Class Room |
|  |  | Hamming Code for Error Correction, Alphanumeric Codes, ASCI Code, Data Representation: Data types, Complements, | 2 |  |  | E-Class Room |
|  |  | Fixed Point Representation, Floating Point Representation. | 1 |  |  | E-Class Room |
|  |  | Boolean Algebra :Theorems and properties, Boolean functions, canonical and standard forms | 1 |  |  | Seminar |
|  |  | minimization of Boolean functions using algebraic identities; | 1 |  |  | Black Board |
|  |  | Karnaugh map representation and minimization using two and three variable Maps | 2 |  |  | Black Board |
|  |  | Logical gates ,universal gates and Twolevel realizations using gates: ANDOR, OR-AND, NAND-NAND and NOR-NOR structures | 2 |  |  | E-Class Room |


|  |  | Unit-2 Digital logic circuits, Sequential Switching Circuits |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| II | CO 2: <br> Relate <br> Postulates of Boolean algebra and minimize combinational functions | Combinatorial Circuits: Introduction, Combinatorial Circuit Design Procedure | 1 | 9 | $\begin{gathered} \mathrm{T} 1, \mathrm{~T} 2 \\ \mathrm{R} 20 \end{gathered}$ | Black Board |
|  |  | Implementation using universal gates, Multi-bit adder | 2 |  |  | E-Class Room |
|  |  | Multiplexers, Demultiplexers, Decoders | 2 |  |  | E-Class Room |
|  |  | Latches and Flip-Flops, Ripple counters using T flip-flops | 2 |  |  | Black Board |
|  |  | Synchronous counters: Shift Registers; Ring counters | 2 |  |  | E-Class Room |


|  |  | Unit-3 Computer Arithmetic, Register Transfer language and microinstructions, Basic Computer Organization and Design |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| III | CO 3 : <br> Recognize and manipulate representations of numbers stored in digital computers | Addition and subtraction, multiplication Algorithms | 2 | 17 | $\begin{gathered} \mathrm{T} 1, \mathrm{~T} 2 \\ \mathrm{R} 20 \end{gathered}$ | Black Board |
|  |  | Booth multiplication algorithm, Division Algorithms | 2 |  |  | E-Class Room |
|  |  | Floating - point Arithmetic operations | 2 |  |  | Black Board |
|  |  | Bus memory transfer, arithmetic and logical micro-operations | 2 |  |  | Black Board |
|  |  | shift and rotate micro-operations | 1 |  |  | Black Board |
|  |  | Stored program concept, computer Registers, common bus system | 2 |  |  | E-Class Room |
|  |  | Computer instructions, Timing and Control | 2 |  |  | Black Board |
|  |  | Instruction cycle, Memory Reference Instructions | 2 |  |  | Black Board |
|  |  | Input-Output configuration and program Interrupt | 2 |  |  | E-Class Room |


|  |  | Unit-4 Micro programmed <br> Control , Central Processing Unit |  |  |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| IV | CO 4 : <br> Build the <br> logic families <br> and <br> realization of <br> logic gates, | Control memory, Address sequencing <br> Design and <br> analyze <br> combinational <br> control unit | General Register Organization, <br> Instruction Formats | Addressing modes, Data Transfer and <br> and sequential <br> circuits. | Manipulation | 2 |


|  |  | Unit-4 Memory Organization , Input-Output Organization |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V | CO5: <br> Recall the internal organization of computers, CPU, memory unit and Input/Outputs and the relations between its main components , Solve elementary problems by assembly language programming | Memory Hierarchy | 2 | 10 | $\begin{gathered} \mathrm{T} 1, \mathrm{~T} 2 \\ \mathrm{R} 20 \end{gathered}$ | Black Board |
|  |  | Main Memory, Auxiliary memory | 2 |  |  | E-Class Room |
|  |  | Associate Memory, Cache Memory | 2 |  |  | Black Board |
|  |  | Input-Output Interface, Asynchronous data transfer | 2 |  |  | E-Class Room |
|  |  | Modes of Transfer, Priority Interrupt Direct memory Access | 2 |  |  | Black Board |


|  | TOTAL | 60 |  |
| :--- | :--- | :--- | :--- | :--- |

Text Books: 1. Digital Logic and Computer Design,Moriss Mano,11thEdition,PearsonEducation.
2. Computer System Architecture,3rded., M.MorrisMano, PHI

Reference Books: 1. Digital Logic and Computer Organization, Rajaraman, Radhakrishnan, PHI, 2006
2. Computer Organization, 5thed.,Hamacher, VranesicandZaky,TMH,2002
3. Computer Organization \& Architecture : Designing for Performance, 7thed., William Stallings, PHI, 2006

Faculty Member

UNIT - 1
Introduction:- "Computers is a machine that can store and process information. Most computers rely on a binary system that uses two variables 0 and 1 to complete tasks sued as storing data calculating algoxiltms and displaying information.
Organization:- Group of people who work together and to reach a goal by using proper system.
System: - A set of things working together to accomplish particular Goal.
En:- School system, college system and railway system.
Number system :- Represent data in digital form.
Binary Number system :- A Number is mode up of a collection of digits and it has two parts.
(a) Integer part
(b) Fraction part

Bott are separated by a radix point (.). the number is represented as

$$
\underbrace{d_{n-1} d_{n-2} \cdots d_{1}}_{\text {Integer part }} d_{0} \underbrace{d_{-1}^{d}}_{\substack{\text { Rodin } \\ \text { point }}} \underbrace{d_{\text {part }}}_{\text {Fractional }} d_{-2}^{d_{2} \cdots-\frac{d}{n}}
$$

Number systems are classified as
(a) Binary Number system
(b) Dermal Number System
(c) Metal Number system
(d) Hera decimal Number system.
(a) The Binary number system is a Radia-2. This is represented interns of 0 and 1 . The ladin point is Known as the binary point and $O$ and 1 is a binary bits.
(b) The decimal number system is a radix - 10 . These are $0,1,2,3,4,5,6,7,8$ and $9(0-9)$. The Radian point is Known as decimal point.
(c) Octal number system is a radix 8. They are $0,1,2,3,4$, 5,6, and $7(0-7)$. The radix point is known as acetal point.
(d) He Hexadecimal number system is a rodin 16 . they are $0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15$. The radix point $\checkmark$ Known as theradecimal point. The decimal equivalent of $A, B, C, D, E$ and $F$ are $10,11,12,13,14$ and 15 .

Radix:- Number of symbols presented in a respective number system is called Radix.

Sa:- 1011010
(Most significant MSB $\alpha S R$ (KRost Sesnificant lit) (sit)

Decimal number system to Rinareg number system conversion -
(1)
$(25)_{10}=(?)_{2}$

$$
\begin{equation*}
(72)_{10}=(?)_{2} \tag{2}
\end{equation*}
$$



From Bottom to top

$$
\therefore(25)_{10}=(11001)_{2}
$$

$\Rightarrow$ Froctioral part :-
(3)

$$
\begin{array}{ll}
(0.25)_{10}=(?)_{2} & \begin{array}{l}
\text { Top to } \\
\text { Bottom }
\end{array} \\
0.25 \times 2=0.5 \rightarrow 0 \\
0.5 \times 2=1.0 \rightarrow 1 \\
0.0 \times 2=0.0 \rightarrow 0 \\
0.0 \times 2=0 \rightarrow \text { ignore it }
\end{array}
$$

whenever we get repeated numbers just ignore it

$$
\therefore(0.25)=(0.010)_{2}
$$

(4) $(0.8125)_{10}=(?)_{2}$

$$
\begin{aligned}
& 0.8125 \times 2=1.6250 \rightarrow 1 \\
& 0.6250 \times 2=1.250 \rightarrow 1 \\
& 0.250 \times 2=0.50 \rightarrow 0 \\
& 0.50 \times 2=1.0 \rightarrow 1 \\
& 0.0 \times 2=0.0 \rightarrow 0
\end{aligned}
$$

Totorothom

$$
\left.\therefore \begin{array}{r}
(0.8125) \\
10
\end{array}\right)=(0.11010)
$$

(5)

$$
\begin{aligned}
& (10.625)_{10}=(?)_{2} \\
& 2 \begin{array}{c|c}
2 & \frac{10}{5-0} \\
2 & \frac{1-0}{2-1} \\
(1010)
\end{array} \\
& 0.625 \times 2=1.250 \rightarrow 1 \\
& 0.250 \times 2=0.50 \rightarrow 0 \\
& 0.50 \times 2=1.0 \rightarrow 1 \\
& 0.0 \times 2=0.0 \rightarrow 0 \downarrow \\
& \therefore(10.625)=(1010 \cdot 1010))
\end{aligned}
$$

(6)

$$
\begin{aligned}
& (25.125)_{10}=(8)_{2} \\
& 2(\frac{25}{12-1}{ }_{2} \underbrace{\frac{6-0}{3-0}} \begin{array}{l}
1-1 \\
2(11001) \quad \begin{array}{l}
0.125 \times 2=0.250 \rightarrow 0 \\
0.250 \times 2=0.50 \rightarrow 0 \\
0.5 \times 2=1.0 \rightarrow 1 \\
0.0 \times 2=0.0 \rightarrow 0
\end{array} \\
\therefore(25.125)_{10}=(11001.0010)
\end{array}
\end{aligned}
$$

Binaref Number system to Decimal number System conversion:-
(1) $(1101)_{2}=()_{10}$
(Succe ssive multiplication

| 1 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: |
| $2^{3}$ | $2^{2}$ | $2^{1}$ | 20 | melhod)

$$
1 \times 2^{3}+1 \times 2^{2}+0 \times 2^{1}+1 \times 2^{0}=8+4 \times 0+1=13 \quad \therefore \begin{array}{r}
\left.(1101)=\begin{array}{r}
13) \\
2 \\
10
\end{array}\right)
\end{array}
$$

(2) $(101011)_{2}=(?)_{10}$

| 1 | 0 | 1 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |

$$
\begin{aligned}
& 1 \times 2^{5}+0 \times 2^{4}+1 \times 2^{3}+0+2^{2}+1 \times 2^{1}+1 \times 2^{0}=32+0+8+0+2+1 \\
&=43 \\
& \therefore(101011)_{2}=(43) \\
&
\end{aligned}
$$

(3) $(101 \cdot 10)_{2}=(?)_{10}$
(4) $(11010.010)_{2}=(?)_{10}$

| 1 | 0 | 1 | $\cdot$ | 0 |
| :---: | :---: | :---: | :---: | :---: |
| $2^{2}$ | $2^{1}$ | $2^{0}$ |  | $2^{-1}$ |


| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{6}$ | $\cdot\left(2^{2}\right.$ | $2^{2}$ | $2^{-3}$ |

$$
\begin{aligned}
& 1 \times 2^{2}+0 \times 2^{1}+1 \times 2^{\circ}+1 \times 2^{-1}+0 \times 2^{-2} \\
& =4+0+1 .+0.5+0 \\
& =5+0.5=5.5 \\
& \therefore(101.10)=(5.5) \\
& 2.10
\end{aligned}
$$

$$
\begin{aligned}
& =1 \times 2^{4}+1 \times 2^{3}+0 \times 2^{2}+1 \times 2^{1}+0 \times 2^{0} \cdot+0 \times 2^{-1}+1 x^{-2}+0 \times 2^{-3} \\
&
\end{aligned}
$$

$$
=16+8+0+2+0 .+0+0.25+0
$$

$$
=26+0.25=26.25
$$

$$
\therefore(11010 \cdot 010)_{2}=(26.25)
$$

(5) $(10010)_{2}=(2)_{10}$
(6) $(011.01)_{2}=(?)_{10}$

$$
\begin{array}{l|c|c|c|c|}
\hline 1 & 0 & 0 & 1 & 0 \\
\hline 2^{4} & 2^{3} & 2^{2} & 2^{1} & 2^{0} \\
\hline 1 \times 2^{4}+0 \times 2^{3}+0 \times 2^{2}+1 \times 2^{1}+0 \times 2^{\circ} \\
=16+0+0+2+0=(18)_{10}
\end{array}
$$

| 0 | 1 | 1 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| $2^{2}$ | $2^{2}$ | $2^{2}$ | $\cdot$ | $2^{-1}$ |

$$
\begin{aligned}
& 0 \times 2^{2}+1 \times 2^{1}+1 \times 2^{0}+0 \times 2^{-1}+1 \times 2^{-2} \\
& =0+2+1 .+0+0.25=(3.25)
\end{aligned}
$$


$\rightarrow$ Binary coded decimal Numbers (BCD):-
$\rightarrow$ BCD code uses four bits to represents the diemal numbers. i.e $(0-9)$. Each single decimal number can be represented by a four sit pattern.
$\rightarrow$ sप21 is also Known as Natural BCD.
59:- $8421,2421,3321,4221,5211,5311,5421,6314,7421$ $84-2-1,642-3$.
$\Rightarrow$ Representation of $B C D$ code
En:-(1) $V^{12} \downarrow$ (Each digit is represented by four bitts) 00010010

There are $b$ onved states in $B C D(1010,1011,1100,1101110,1111)$ $\begin{array}{llllll}\downarrow & \downarrow & 4 & \downarrow & \downarrow & \psi \\ 10 & 11 & 12 & 13 & 14 & 15 .\end{array}$

| $\frac{\text { Decimal number }}{14}$ |  | $\frac{B C D}{}$ |
| :---: | :---: | :---: |
| 234 | -00010100 |  |
| 239.56 | -001000110100 |  |
| 653.96 | $-001000111001 \cdot 01010110$ |  |
|  | $-01010011 \cdot 10010110$ |  |

* Represent 356 in $P C D$ format
ans:-

$$
\begin{array}{ccc}
3 & 5 & 6 \\
\downarrow & \downarrow & \sqrt{4} \\
0011 & 0101 & 0110 .
\end{array}
$$

$\Rightarrow$ pure binary representation:-

In $B C D$

Q) 10 represent 12 in binary what are the minimum no. of digits we required.

$$
\xrightarrow{\text { Binary } \rightarrow} \begin{aligned}
& 8421 \\
& \frac{1100}{\text { only 4-bits }}
\end{aligned}
$$

(Q) To represent 12 in $B C D$ what are the minimcem no. of digits we required.
$B C D \rightarrow \quad \downarrow^{2}$
$\frac{0001}{8-690}$

Note:-
From the above concept, we can conclude ore thèng that $B C D$ is simple to represent decimal Numbers but some dimes it takes more no. of bits. So, it occupies memory. Arithmetic operations are more complex than the binate.

Sal.

$$
92 \text { in Binary repoesentation } \quad \downarrow^{22} \text { in } B C D
$$ 10010010

$\Rightarrow$ Weighted codes:- wee weighted codes are those which Obey the position weighting principle. Each position of the number represents a specific weight.

$\mathrm{Ea}{ }^{\mathrm{C}}-$

| Decimal | 8421 | 2421 | 3321 | 4221 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0000 | 0000 | 0000 | 0000 |
| 1 | 0001 | 0001 | 0001 | 0001 |
| 5 | 0101 | $\left\{\begin{array}{l}1010 \\ 0101\end{array}\right.$ | $\left\{\begin{array}{l}1010 \\ 0110\end{array}\right.$ | $\left\{\begin{array}{l}1001 \\ 0111 \\ 7\end{array}\right.$ |
| 0111 | $\left\{\begin{array}{l}1101 \\ 0111\end{array}\right.$ | 1101 | $\left\{\begin{array}{l}1101 \\ 1011\end{array}\right.$ | positive <br> weighted |
| All codes |  |  |  |  |


| San:- Decimal | 84 | -2 | -1 | 74 | -2 | -1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 00 | 0 |
| 5 | 10 | 1 | 1 | 1 | 0 | 1 |
|  | 1 | 0 | 0 | 1 | 100 |  |
| 9 | 1 | 1 | 1 | 1 | 1 | 1 |

$\Rightarrow$ Non-weighted codes $\longrightarrow$ Encess-3 code.
Gray code
$\Rightarrow$ Seff-complementing code:- It is said to be self-complementing, If the code word of the $q$ 's complement of $N$ i.e $9-N$ can be obtained from the code word of $N$ by interchanging all the $O$ 's and I's.

Ex:- 2421, $5211,642-3,84-2-1$ \& Eacess-3.

$$
\begin{array}{cccc}
\text { 2tut2H } 5+2 H H & 6+4+2-3 & 8+4-2-1 \\
=9 & =9 & =9 & =9
\end{array}
$$



Ex:(1) 5 in $\frac{\text { Excess }-3}{\hbar}$ is $5+3=8=1000$
It can obtained by adding 3 to that binary number $1000 \xrightarrow[\substack{\text { I's } \\ \text { complemear }}]{ } 011$ (Ex-3 code of decimal number 4)

4 is the g's complement of $5(9-5=4)$
$\therefore$ It is a selfeomplementing code.
Ex:-(2)
4 in $2421=\begin{aligned} & 2421 \\ & 0100\end{aligned}$
$0100 \xrightarrow{\text { is complement }} 1011$ (this is 2421 code for decimal number 5)
5 is the 9 's complement of 4 .
$\therefore$ It is a self-complementing code.

En:-(3) $B C D$ code for 6 is $\begin{aligned} & 8421 \\ & 0110\end{aligned}$
Olla $\xrightarrow{\text { is complement }} 1001$ (this is BCD code for decimal number 9)
9 is not the $q$ is complement $q-6$.
$\therefore B C D$ is not a self complementing code
$\underbrace{}_{\text {pare Binary (3421) code for } 7 \text { is } 0111}$
$011 \xrightarrow{\text { is complement }} 1000=8$ (Binary code 8 )
8 is not the 9 's complement $q-7$
$\therefore$ Binary code (8421) is not a self complementing code.
$\Rightarrow$ Cyclic codes:- cyclic codes are those in which each successive code word differs feom the preceding one in only 1-bit position. cyclic codes are also called as unit distance codes En:- Gray code.

* Gray code is also called as Reflective code.

Reflective code means in $S \varphi 21$ code $0-7$ is the mirror
image of 8-15. Gray code is not a sequence code.
that's whey we can It do arithmetic operation by using
Ex:- His code.

$\Rightarrow$ AlphaNumeric codes:- these are the codes which represent alphanumeric information ie letters of the alphabet and decimal numbers as a sequence of oils and $\phi$ 's.

Eg:- ASCII, EBCDIC codes
$\rightarrow A S C E L \rightarrow$ American standard code for information interchange
$\rightarrow E B C D I C \rightarrow$ Extended lsinary coded decimal interchange code.
$\rightarrow$ Alphanumeric coder consists of numbers as well as alphabetic character.
$\rightarrow$ It contains 26 Alphabets wilt capital \& small letters, Numbers (0-9), peenctreation mares and other symbols.
$\rightarrow$ ASCIE Code is a 7-sit code and more commonly used world wide. $\therefore 2^{7}=128$ symbols are used to represent infor'n.
$\rightarrow E B C D I C$ code is a 8 sit code and used in large $\frac{\text { BN }}{2}$ computers.
$\therefore 2^{8}=256$ symbols are used

International
Business machine.

| $32 \rightarrow$ space | $42 \rightarrow *$ | $61 \rightarrow=$ |
| :--- | :--- | :--- |
| $33 \rightarrow!$ | $43 \rightarrow+$ | $62 \rightarrow>$ |
| $34 \rightarrow "$ | $44 \rightarrow$, | $63 \rightarrow ?$ |
| $35 \rightarrow \#$ | $45 \rightarrow-$ | $64 \rightarrow Q$ |
| $36 \rightarrow \$$ | $46 \rightarrow \cdots$ | $65-90(A-2)$ capital letters |
| $37 \rightarrow \%$ | $47 \rightarrow 1$ | $91 \rightarrow \square$ |
| $38 \rightarrow \&$ | $48 \rightarrow 57 \rightarrow(0-9)$ | $92 \rightarrow \downarrow$ |
| $39 \rightarrow C$ | $58 \rightarrow:$ | $93 \rightarrow \square$ |
| $40 \rightarrow 7$ | $59 \rightarrow ;$ | $94 \rightarrow 1$ |

$$
\begin{aligned}
& 96 \rightarrow c \\
& 97-122(a-z) \text { small Letters } \\
& 123 \rightarrow\{ \\
& 124 \rightarrow 1 \text { (vertical bar) } \\
& 125 \rightarrow\} \\
& 126 \rightarrow \sim
\end{aligned}
$$

$$
0-31 \rightarrow \text { character contend }
$$

Note:- Binary - Decimal A.SCII (Basic phenamena to do Ascar pros lems).

En:-

| 100100110000011001101 |  |  |
| :---: | :---: | :---: |
| $\downarrow$ | $\downarrow$ | $\downarrow$ |
| 73 | 65 | 77 |
| $\downarrow$ | $\downarrow$ | $\downarrow$ |
| $I$ | $M$ | $M$ |

En:-

$\rightarrow$ ASCIP codes are used in mice computer (or) personal computer $\rightarrow$ EBCDIC codes are used in Large computers.
$\rightarrow$ Hollerith code:- (his code is used in system 10 represent alphanumeric information.
$\rightarrow$ It consests of 80 columns and 12 rows
$\rightarrow$ It is a 12-bit-code.

Ex:-

$\Rightarrow$ Error correcting codes:- codes which allow error detection and correction are called Error correcting codes.

Eg:- Hamming code.
$\rightarrow$ Hamming code is a specific type of error correcting code that allavs lie detection and correction of single sat transmission errors. Hamming code algorithm can solve only single bits issues. These are used in satellite communication.

Ea:- Encode the data (or) message bits 0011 into the Y-bit even parity Hamming code.
sol Given message $=0011$
Number of message sits $M=4$
Number of parity sits required is calculated using the formula

$$
\begin{aligned}
& 2^{P} \geq m+p+1 \\
& 2^{p} \geq 4+p+1 \\
& 2^{3} \geq 4+3+1 \\
& 8 \geq 8
\end{aligned}
$$

Number of parity sits $p=3$
Total no of sits $m+p=4+3=7$

| Decimal <br> no | $2^{2}$ | $2^{2}$ | $2^{0}$ |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 |

$$
\begin{aligned}
& \begin{array}{lllllll}
7 & 6 & 5 & 4 & 2 & 1
\end{array} \\
& 2^{2} \quad 2^{1} 2^{0} \\
& \begin{array}{llllllll}
m_{4} & m_{2} & m_{2} & P_{3} & m_{1} & P_{2} & P_{1} \\
0 & 0 & 1 & \left(P_{3}\right. & 1 & P_{2} & \left(\rho_{1}\right)
\end{array} \\
& P_{1}=1357=P_{1} 110 \\
& =0110\left(\because P_{1}=0\right. \text {; to maintain le even } \\
& \therefore p_{1}=0 \text {. } \\
& \text { parity) }
\end{aligned}
$$

$$
\begin{aligned}
P_{2}=2,3,6,7 & =p_{2} 100 \quad \text { To become the evenparitg }\left(\therefore \circ p_{2}=1\right) \\
& =1100 \\
\therefore P_{2} & =1
\end{aligned}
$$

$$
P_{3}=4,5,6,7=P_{3} 100 \text { to become the even parity }\left(\therefore P_{3}=1\right)
$$

$$
\begin{aligned}
& =1100 \\
& \therefore p_{3}=1
\end{aligned}
$$

Error position $=$ By combining the parity sits

$$
P_{3} P_{2} P_{1}=P_{2} P_{2} P_{3}=110=(\xi)_{10}
$$

Err is located at $3^{\text {rd }}$ position

$$
\begin{aligned}
\text { Total message sits } & =0011110 \\
\text { After correcting } & =0111110 .
\end{aligned}
$$

Son:- Generate hamming code for the message 1110
Sol $\quad 2^{P} \geq p+m+1 \quad p=$ parity fits

$$
\begin{array}{ll}
2^{P} \geq p+m+1 & P=\text { parity fits } \\
2^{P} \geq P+4+1 & m=\text { message fits }
\end{array}
$$

${ }_{2} P \geq P+5 \quad P$ should be atieast 3 to satisfy the condition

$$
2^{3} \geq 3+5 \quad \therefore \quad 8 \geq 8 \text { (true) }
$$

(he code may be any
Lengla the process will be same)

$$
\begin{array}{ccccccc}
1 & 2 & 3 & 4 & 5 & 6 & 7 \\
2^{0} & 2^{1} & & 2^{2} & & & \\
P_{1} & P_{2} & m_{1} & P_{3} & m_{2} & m_{3} & m_{4} \\
P_{1} & P_{2} & 1 & P_{3} & 1 & 1 & 0
\end{array}
$$

(For even parity)

$$
\begin{aligned}
& P_{1} P_{2} \\
& P_{1} \Rightarrow 1,3,5,7 \rightarrow P_{1} 110 \rightarrow 0110\left(P_{1}=0\right) \\
& P_{2} \rightarrow 2,3,6,7 \rightarrow P_{2} 110 \rightarrow 0110\left(P_{2}=0\right) \\
& P_{2} \rightarrow 4,5,6,7 \rightarrow P_{3} 110 \rightarrow 0110\left(P_{2}=0\right)
\end{aligned}
$$

Total message sits

$$
=0010110
$$

odd parity :-

$$
\begin{aligned}
& P_{1} \Rightarrow 1,3,5,7 \rightarrow p_{1} 110 \rightarrow 1110\left(P_{1}=1\right) \\
& P_{2} \Rightarrow 2,3,6,7 \rightarrow p_{2} 110 \rightarrow 1110\left(p_{2}=1\right) \\
& p_{3} \Rightarrow 4,5,6,7 \rightarrow p_{3} 110 \rightarrow 1110\left(P_{3}=1\right)
\end{aligned}
$$

Total message sits

$$
\begin{aligned}
& =p_{1} p_{2} m_{1} p_{3} m_{2} m_{3} m_{4} \\
& =11111110
\end{aligned}
$$

$\Rightarrow$ Error correction in tramming code
Qu A. $(7,4)$ hamming code is recieved as 1110000 determine the corrected code when ever and odd parity.

Sol

$$
1 \begin{array}{llllll}
2 & 3 & 4 & 5 & 6 & 7 \\
1 & 1 & 1 & 0 & 0 & 0
\end{array} 0
$$

To ensure that error is there are not
$E_{1} \rightarrow 1,3,5,7 \rightarrow 1100 \rightarrow$ to make it even paid
Seven
parity)

$$
\begin{aligned}
& E_{2} \rightarrow 2,3,6,7 \rightarrow \begin{array}{c}
E_{1}=0 . \\
1100 \Rightarrow E_{2}=0
\end{array} \\
& E_{3} \rightarrow 4,5,6,7 \rightarrow 0000 \Rightarrow E_{1}=0 \\
& \text { Error }=E_{3} E_{2} E_{1}=000 \text { ( } 0^{1 \pi} \text { position) }
\end{aligned}
$$

od parity
$E_{1} \rightarrow 1,3,5,7 \rightarrow 1100 \rightarrow E_{1}=1$ (to make ir odd parity)
$E_{2} \rightarrow 2,3,6,7 \rightarrow 1100 \rightarrow E_{2}=1$ (to male itodd paid)
$E_{2} \rightarrow 2,3,6,7 \rightarrow 1100 \rightarrow E_{2}=1$ (to make it odd paris)

$$
\begin{aligned}
& E_{2} \rightarrow 2,3,6,7 \rightarrow 0000 \rightarrow E_{2}=1 \\
& E_{3} \rightarrow 415,6,7 \longrightarrow E_{1} E_{1} E_{1}=111^{\wedge} 1^{\text {in }} \text { posits }
\end{aligned}
$$

Error $=E_{3} E_{2} F_{T}=111_{\theta}^{\wedge} y^{\text {in }}$ position error is these
corrected code may be 1110001

Q
Determine the single errorcorrecting code for the information
code 10111 for odd parity
Sol
Given message if

$$
m=10111
$$

By using teal and error method we should find parity fits

$$
\begin{array}{ll}
2^{p} \geq \pi+p+1 & \quad \therefore x=1 \\
2^{\prime} \geq 5+1+1 & \text { Set }=1 \\
2 \geq 7 x & \\
2^{2} \geq 5+2+1 & \text { Lett }=2 \\
2^{2} \geq 8 x & \\
2^{3} \geq 5+3+1 & \text { Let } p=3 \\
8 \geq 9 x & \\
2^{4} \geq 5+4+1 & \text { Lat }=4 \\
16 \geq 10 &
\end{array}
$$

So, we need 4 parity sits. we should take parity gits allays powers $q-2$.

$$
2^{0}=1 ; 2^{1}=2,2^{2}=4,2^{3}=8
$$

$$
2^{4}=16 ; 25=32 \text { and soon. }
$$

Find the value to the parity

$$
\begin{aligned}
& \begin{array}{ll}
123 & 45 \\
1
\end{array} \\
& P_{1} P_{2} m_{1} P_{3} m_{2} m_{3} m_{4} P_{4} m_{5} \\
& P_{1} P_{2}\left|P_{3}\right|\left|0 P_{4}\right|
\end{aligned}
$$



$$
p_{1} \rightarrow p_{1} m_{1} m_{2} m_{4} m_{3}=p_{1} \mid 101
$$

To make it -become odd
we Kept $p=0$; so $P_{1}=0$
$P_{2} \rightarrow P_{2} m_{1} m_{3} m_{4}=P_{2} \| 0$ To make it-berome ne kept $p_{2}=1 ;$ so odd $\begin{aligned} & \text { odd } \\ & P_{2}=1\end{aligned}$
$P_{4} \Longrightarrow P_{4} \mathrm{~m}_{2} \mathrm{~m}_{3} \mathrm{~m}_{4}=P_{4} 110$ To make 1 i -ide ne Kept $P_{4}=1 ; P_{4}=1$
$P_{8} \rightarrow P_{8} O_{5}=P_{8} 1$ to make It oed we Kept $P_{5}=0 ; P_{8}=0$
Error position $P_{8} P_{4} P_{2} P_{1}$
lis is q bit-bamming code
$\begin{array}{ll}98 & 6541 \\ 10011111\end{array}$
sorer in 6 in position
100011110
$\Rightarrow$ Data Representation:-
$\Rightarrow$ Data types:-
$\Rightarrow$ Decinal to octal:-
(1)

$$
\begin{aligned}
& (20)_{10}=(9)_{8} \\
& \frac{8(20}{2-4} \uparrow \\
& \left.\therefore \frac{(20)_{10}}{\left(20(24)_{8}\right.}\right]
\end{aligned}
$$

(3)

$$
\begin{align*}
& (183)_{10}=(?)_{8}  \tag{4}\\
& 8{\left.\frac{183}{\frac{182}{22-7}}{ }_{2}^{2-6}\right]}^{\therefore(183)_{10}=(267)_{8}}
\end{align*}
$$

$$
\begin{aligned}
& (145)_{10}=(?)_{8} \\
& 8 \frac{145}{18-1}_{2-2}^{1} \\
& \therefore(145)_{10}=(221)_{8}
\end{aligned}
$$

$$
\begin{aligned}
& (1234)_{10}=(?)_{8} \\
& 8\left(\frac{1234}{154-2}\right. \\
& 8 \frac{15}{19-2} \\
& 2 .-3 \\
& \therefore(1234)=(2322) \\
& 10
\end{aligned}
$$

(4)
(2)
$\Rightarrow$ Fractional part:-
(1) $(27.625)_{10}=(?)_{8}$
$8 \frac{(27}{3-3} 9$

$$
0.625 \times 8=5.000 \longrightarrow 5
$$

$$
0.000 \times 8=0.000 \longrightarrow 0
$$

$$
\therefore(27.625)_{10}=(33.50)_{8}
$$

(2) $(3287 \cdot 5100098)_{10}=(?)_{8}$

Sol
Integes part

| 8 | 3287 |
| :--- | :---: |
| 8 | $410-7$ |
| 8 | $51-2$ |
| $6-3$ |  |

$$
\begin{aligned}
0.5700098 \times 8 & =4.0800 \rightarrow 4 \\
0.0800 \times 8 & =0.640 \rightarrow 0 \\
0.640 \times 8 & =5.125 \rightarrow 5 \\
0.125 \times 8 & =1.000 \rightarrow 1
\end{aligned}
$$

$$
\therefore(3287.5100098)=(6327.4081)_{8}
$$

(3)

$$
(20 \cdot 5)_{10}=(?)_{8}
$$

$8 \frac{120}{2-4}$
Frectional part-

$$
\begin{array}{r}
0.5 \times 8=4.0 \rightarrow 4 \\
0.0 \times 8=0.0 \rightarrow 0 \\
\left.\therefore \quad(20.5)_{10}=(24.40)_{8}\right)
\end{array}
$$

(4)

$$
\begin{array}{ll}
(60.7)_{10}=(?)_{8} & \\
8(60 \\
\hline 1-4 \uparrow & 0.7 \times 8=5.6 \rightarrow 5 \\
\hdashline & 0.8 \times 8=6.4 \rightarrow 4 \\
0.4 \times 8=3.2 \rightarrow 3 \\
0.2 \times 8=1.6 \rightarrow 14 \\
\therefore(60.7)_{10}=(74.54631)
\end{array}
$$

$\Rightarrow$ Aecimal to Henadecimal:- $(H=16)$
(1)

$$
\begin{gathered}
(20)=(?)_{10}^{10} \\
16\left(\frac{20}{1-4} \uparrow\right. \\
\therefore\binom{20)=(14)}{10}
\end{gathered}
$$

(2)

$$
\begin{aligned}
& (1234)_{10}=(?)_{14} \\
& \left.16\right|_{\frac{1234}{77-2}} ^{4-13} \begin{array}{c}
(13 x) \\
D
\end{array} \\
& \therefore(1234)_{10}=(4 D 2)_{16}
\end{aligned}
$$

(3)

$$
\begin{aligned}
& (20.5)_{10}=(?) \\
& 1 6 \longdiv { 2 0 } \\
& \begin{array}{l}
0.5 \times 16=8.0 \longrightarrow 8 \\
0.0 \times 16=0.0 \longrightarrow 0 \downarrow
\end{array} \\
& \therefore(20.5)_{10}=(14.8)
\end{aligned}
$$

(4) $(675.625)_{10}=(?)_{16}$

$16 |$| $\frac{675}{(0 r)}$ |
| :--- |
| $\frac{42-3}{2-10}$ |

$$
\begin{aligned}
& \begin{array}{l}
0.625 \times 16=10.000 \rightarrow 10 \text { (or) } \mathrm{A} \downarrow \\
0.000 \times 16=0.000 \rightarrow 0
\end{array} \\
& \therefore(675 \cdot 625)_{10}=\left(243 \cdot \frac{4}{16}\right.
\end{aligned}
$$

$\Rightarrow$ Binary to octal:-
To convert sinary to octal, starting feom sinary point-make group of 3 sits and weite ite equivalent

$$
\text { (1) } \left.\left.\begin{array}{rl} 
& (101)_{2}=(?)_{8} \\
& 421 \\
101 \rightarrow 5
\end{array}\right] \quad \therefore(101)_{2}=(5)_{8}\right)
$$

(3)

$$
\begin{aligned}
& (10.11001)_{2}=(?)_{8} \\
& \xrightarrow[\underbrace{010}_{2}]{\stackrel{10}{10} \cdot 11001} \xrightarrow[\underbrace{110}_{2}]{110} \underbrace{010}_{2} \\
& \therefore(10.11001)_{2}=\frac{(2.62)}{8}
\end{aligned}
$$

(2)

$$
\begin{aligned}
& (1101)_{2}=\left(7_{8}\right. \\
& \underbrace{001101}_{1}=15 \\
& \therefore(1101)_{2}=(15)_{8}
\end{aligned}
$$

$$
\begin{aligned}
& \text { (4) }(011010110.11)_{2}=(?)_{8} \\
& \stackrel{017010110.11}{\longrightarrow} \\
& \underbrace{011}_{\downarrow} \underbrace{010}_{2} \underbrace{110}_{2} \cdot \underbrace{110}_{\underbrace{1}_{6}} \\
& \therefore(011010110.11)_{2}=(326.6)_{8}
\end{aligned}
$$

(8) $(1101101.01101)=()_{8}$

Foollol $\underbrace{101} \cdot 011010^{\text {appord }}$
 $\begin{array}{lllll}\text { zero. } & 5 & 5 & 1 & 2\end{array}$

$$
\therefore(1101201.01101)_{2}=(155.32)
$$

$\Rightarrow$ Binary to theradecinal:-
To convert binary to Heacdecional, Geroup 4 -Sits $q$-Sinareg and weite its equivalent Geradecimal disit.

$$
\begin{aligned}
& \text { (1) }(1101011017)_{2}=(?)_{16} \\
& \underbrace{0011}_{2} 0101 \underbrace{1011}_{1} \\
& \therefore(1101011011)=(358) \\
& 3
\end{aligned}
$$


(3)

$$
\begin{aligned}
& (10100110101111)_{2}=(?) \\
& \underbrace{00101001} 1010 \underbrace{1111} \\
& \text { qn qu } \underbrace{10}_{10} \underbrace{15}_{15} \\
& 2 \quad 9 \quad \begin{array}{llll}
10 & 10 \\
(0) & 15 & 15 \\
\hline 0051
\end{array} \\
& \therefore(10100110101111)_{2}=(29 \mathrm{AF})
\end{aligned}
$$

$$
\begin{aligned}
& \text { (4) }(100101011 \cdot 101110)_{2}=\left(?_{16}\right. \\
& \underbrace{v}_{v} \underbrace{00010}_{\substack{2 \\
2 \\
11 \\
(02) \\
8}} \underbrace{1011}_{\substack{\downarrow \\
(02) \\
0011}} 1000 \\
& \therefore(100101011.101110)_{2}=(128.88)
\end{aligned}
$$

$\Rightarrow$ Octal to othes Number Systems:-
$\Rightarrow$ Ottal to Decinal:-
(1) $(24)_{8}=(?)_{10}$

| 2 | 4 |
| :---: | :---: |
| $8^{\prime}$ | 80 |

$2 \times 8^{1}+4 \times 8^{\circ}$

$$
=16+4=20
$$

(a) $(24.4)_{8}=(?)_{10}$

| 2 | 4 | $\cdot$ |
| :---: | :---: | :---: |
| $8^{1}$ | $8^{\circ}$ | $\cdot$ |

$$
\therefore(24)=(20)_{10}
$$

$$
\begin{aligned}
& =2 \times 8^{\prime}+4 \times 8^{\circ}+4 \times \overline{8}^{\prime} \\
& =16+4 .+4 \times \frac{1}{82} \\
& =16+4 .+0.5^{2}=20.5 \\
& \therefore(24 \cdot 4)_{8}=(20.5)
\end{aligned}
$$

$$
\begin{aligned}
& \text { (3) } \\
& (6327 \cdot 4051)_{8}=(?)_{16} \\
& =6 \times 8^{3}+3 \times 8^{2}+2 \times 8^{1}+7 \times 8^{\circ}+4 \times \frac{1}{8} \\
& +0 \times \frac{1}{8^{2}}+5 \times \frac{1}{8^{3}}+\frac{1 \times 1}{84} \\
& =3072+192+96+7 .+0.5100098 \\
& =(3367.5100098) \\
& \begin{array}{c|c|c|c|c|c|c|c|}
\hline 6 & 3 & 2 & 7 & \cdot & 4 & 0 & 5 \\
\hline 8^{3} & 82 & 81 & 8^{0} & \cdot & \overline{8} & 8^{2} & 8^{7} \\
\hline 8 & \frac{8^{4}}{4} \\
\hline
\end{array} \\
& \text { 98) }=(668.440)_{10} \\
& \begin{array}{r}
1 \times 8^{3}+2 \times 8^{2}+3 \times 8^{1}+4 \times 8^{\circ} \cdot+3 \times \frac{1}{8}+\frac{4 \times 1}{8^{2}} \\
+2 \times \frac{1}{8^{3}}
\end{array} \\
& =512+128+24+4+.0 .375+0.062+0003
\end{aligned}
$$

$\Rightarrow$ Octal to Binary:- To convert octal to binary facet replace each octal digit by its 3-sit-sinary equivalent.
(1)

$$
\begin{gathered}
1(15)_{8}=(?)_{2} \\
1 \rightarrow 421 \\
5 \rightarrow 101 \\
0.15)_{8}=[001101)_{2}
\end{gathered}
$$

(3)

$$
\begin{gathered}
(563)_{8}=(?)_{2} \\
5 \rightarrow 101 \\
6 \rightarrow 110 \\
3 \rightarrow 011 \\
\therefore(563)_{8}=(101110011)_{2}
\end{gathered}
$$

(5)

$$
\begin{gathered}
(326)_{8}=(?)_{2} \\
3 \rightarrow 011 \\
2 \rightarrow 010 \\
6 \rightarrow 110 \\
(326)_{8}=(011010110)
\end{gathered}
$$

(2)

$$
\begin{aligned}
& (736)_{8}=(?)_{2} \\
& 7 \rightarrow 111 \\
& 3 \rightarrow 011 \\
& 6 \rightarrow 110 \\
& \therefore(736)_{8}=(111011110)_{2}
\end{aligned}
$$

(4)

$$
\begin{aligned}
& (725)_{8}=()_{2} \\
& 7 \rightarrow 111 \\
& 2 \rightarrow 010 \\
& 5 \rightarrow 101 \\
& \therefore \cdot(725)_{8}=(111010101)_{2}
\end{aligned}
$$

$$
\begin{gathered}
6(452)_{8}=()_{2} \\
4 \rightarrow 100 \\
5 \rightarrow 101 \\
2 \rightarrow 010 \\
\therefore(452)_{8}=100101010
\end{gathered}
$$

$\Rightarrow$ Octal to Heradecimal :- There is no direct conversion availasle for octal to benadecinal. to convert octal numbe into a heradecimal number by conveeting octal to sonary then binary to henaduimal (0r) octal to dreimal then decimal to heradcinal.

Note:-
$\left(\begin{array}{l}()_{8} \rightarrow\end{array} \rightarrow()_{2} \rightarrow C\right)_{16}$
()$\left._{8}^{8} \rightarrow()_{10} \rightarrow C\right)_{16}$
(1) $(356.63)_{8}=()_{16}$

Step(1) Qctal to sineres
Step (2) Psnary to Heradcinal

$$
\begin{aligned}
& \underbrace{0000}_{0} \underbrace{1110}_{\substack{E \\
=14}} \underbrace{1110}_{=E_{14}} \cdot \underbrace{1100}_{=12} \underbrace{1100}_{=12} \\
& \therefore(356.63)_{8}=(\text { OEE } \cdot C C)_{16}
\end{aligned}
$$

$$
(24) \cdot 52)_{8}=()_{16}
$$

Step(1) Qctal to Sinary. Step(2) Rinary to Hexadecinal

$$
\begin{array}{ccccc}
2 & 4 & 7 & 5 & 2 \\
1 & 4 & 4 & \psi \\
010 & 100 & 111 & \cdot 10) & 010
\end{array}
$$

$$
\begin{aligned}
& \underbrace{1000}_{\begin{array}{c}
0 \\
\begin{array}{c}
10 \\
(0) \\
4
\end{array} \\
0000 \\
\underbrace{1010}_{7} \\
\underbrace{10}_{(010} \begin{array}{c}
0
\end{array} \\
0111
\end{array} \underbrace{1010}_{8} 1000} \\
& \therefore(247 \cdot 52)_{8}=\left(0 A 7 \cdot A_{16}\right)
\end{aligned}
$$

$\Rightarrow$ Heacadecinal to oltar Number system :-
$\Rightarrow$ Henadurmal to sinary:-
(1)

$$
\left.\begin{array}{l}
(2 F 9 A)_{16}=()_{2} \\
2 \rightarrow 0010 \\
F \rightarrow 111 \\
9 \rightarrow 1001 \\
4 \rightarrow 1010
\end{array} \quad \therefore(2 F 9 A)_{16}=(0010111110011010)_{2}\right)
$$

(2)

$$
\begin{aligned}
& \left(6 A_{3}\right)_{16}=()_{2} \\
& 6 \rightarrow 0110 \\
& 4 \rightarrow 1010 \\
& 3 \rightarrow 0011 \quad \therefore\left(6 A_{3}\right)_{16}=(011010100011)_{2}
\end{aligned}
$$

(3)

$$
\begin{gathered}
(58 c)_{u}=()_{2} \\
5 \rightarrow 010) \\
8 \rightarrow 1000 \\
c \rightarrow 1100
\end{gathered}
$$

$$
\therefore(58 \mathrm{c})_{16}=(010110001100)_{2}
$$

(a)

$$
\begin{aligned}
& \left.(7 D E 3)_{16}=C\right)_{2} \\
& 7 \rightarrow 0111 \\
& D \rightarrow 1101 \\
& E \rightarrow 1110 \\
& 3 \rightarrow 0011
\end{aligned}
$$

$\Rightarrow$ Heradrimal to Decimal:-
(C)
$(3 \mathrm{~A} \cdot 2 \mathrm{~F})_{16}=()_{10}$

| 3 | $A$ | $\cdot$ | 2 | $F$ |
| :---: | :---: | :---: | :---: | :---: |
| $16^{1}$ | $16^{\circ}$ | $\cdot$ | $16^{-1}$ | $16^{-2}$ |

$$
\begin{aligned}
& 3 \times 16^{1}+10 \times 16 \cdot+2 \times 16^{-1}+15 \times 16^{2} \\
& =48+10+\frac{2}{16}+\frac{15}{162} \\
& \therefore(3 A \cdot 2 F)=(58 \cdot 1836)_{10}
\end{aligned}
$$

(2)
$(5 E \cdot 7 A)_{16}=C 7_{10}$

| 5 | $E$ | $\cdot$ | 7 | 4 |
| :---: | :---: | :---: | :---: | :---: |
| $16^{1}$ | $16^{\circ}$ | $\cdot$ | $16^{7}$ | $1 \overline{6}^{2}$ |

$$
\begin{aligned}
& 5 \times 16^{\prime}+14 \times 16^{\circ}+7 \times \frac{1}{161}+10 \times \frac{1}{162} \\
& =90+14+0.43+0.03 \\
& =(104.46)_{10} \\
& \therefore(5 E .7 A)_{16}=(104.46)_{10}
\end{aligned}
$$

$\Longrightarrow$ Henadecinal to octal conversion:-
No direct conversion available, to convert beradaimal to cecal first convert given heraduimal number into decimal/Sonary then into octal system.

Note? -
(11) $(B Q F \cdot A E)_{16}=()_{8}$
$\checkmark$ Henadecinal to binary

$$
\begin{aligned}
& \left.\left.C)_{16} \rightarrow C\right)_{2} \rightarrow C\right\rangle_{8} \\
& \left.C)_{16} \rightarrow{ }^{(021)} C_{10} \rightarrow C\right\rangle_{8}
\end{aligned}
$$ $\checkmark$ Binary to octal

$$
\begin{aligned}
& \left.\begin{array}{r|r|r|r|r|r|}
B & 9 & E & \cdot & A & E \\
1011 & 1001 & (111) & \cdot & 1010 & 1110
\end{array}\right)=\underbrace{101}_{5} \underbrace{110}_{6} \underbrace{011}_{3} 1111 \cdot \underbrace{101}_{5} \underbrace{011}_{3} \underbrace{100}_{4} \\
& \therefore(39 F \cdot A E)_{16}=(5637.534)_{8}
\end{aligned}
$$

(2) $\left.(A 8 C \cdot B C 7)_{l_{6}}=C\right)_{8}$
$\checkmark$ Hexadecimal to binary
$\checkmark$ Binary to octal

$$
\begin{aligned}
& \begin{array}{r|r|r|r|r|r}
A & 8 & C & B & C & 7 \\
1010 & 1000 & 1100 & 1011 & 1100 & 0111=
\end{array}
\end{aligned}
$$

$$
\begin{aligned}
& \therefore\left(\begin{array}{c}
\text { ASC.3C7 }) \\
16
\end{array}=(12434.5707)\right.
\end{aligned}
$$

$\Rightarrow$ Complement o Numbers:
(or) $(\gamma-1)^{1 / s}$ complement and $\gamma^{1 / s}$ complement
complements are used in systems to simplify $\mathrm{h}_{\mathrm{T}}$ Scebtroction Opecetion base (rodia) $\gamma$ system thereare two useful types q- complements, $\gamma$ 's complement (Radio complement) and $(\gamma-1)$ 's complement (Diminished Radix Complement-).
$\Rightarrow(r-1)^{\prime}$ s complement :-
For a given Number ' $N$ ' have me no. $q$ digits e $n$ ', belonging to ' $\gamma$ 'number system, then $(r-1)$ complement is given by $\quad\left(\gamma^{n}-N\right) \rightarrow$
$\Rightarrow \gamma^{\prime}$ s complement:-
For a given number ' $N$ ' have the $n 0 . q$ digits ' $n$ '. belonging to ' $\gamma$ ', number system, then r's complementis given by



Outal (8) $\longrightarrow$ I's complement -
$\rightarrow 8^{\prime} s$ complement-

$\Rightarrow 1^{\text {Is }}$ and $2^{\text {'s }}$ complements:
The i's complemeor $q$-a sinarey Nicomber is obtained complemeoting allitis bits, that is by replacing oll $\mathcal{O}$ 's by i's and all its by 0 's.
 10100101111 $\rightarrow$ LIIs complement forwory

The 2 ls complement $q$ a sinary nuarker is otteined by. adding 'I' to its i's complemeat.
(1)

Sx:-
$010 \mathrm{HO} 01000 \rightarrow$ (Civen binarge ncember)
$10100 \mathrm{VO} \mid 11 \rightarrow$ (1's complement form)
111 (adding 1)
$1010011000 \rightarrow 2$ s complement
$\Rightarrow$ Bprary addition

$$
\begin{gathered}
0+0=0 \\
0+1=1 \\
1+0=1 \\
1+1=1 \quad 0 \rightarrow \text { sum } \\
\text { carry } \\
1+1+1=1 \quad 1 \\
\text { carry sum }
\end{gathered}
$$

(2) $01101010 \mathrm{~J} \rightarrow$ Ceineas binareg neember
$100101010 \rightarrow$ I'scomplement torm $+1 \rightarrow$ odding ' 1 ? $100101011 \rightarrow$ 2ls complement form,
$\Rightarrow$ I's complemunt Arilwmetic o-
$\rightarrow$ In 1's complement subtrection, add the p's complemeat q- the sabtrahend to the pincuend.
$\rightarrow$ If mere is a carregout, biing the carry arownd and add it to the KSB. This is called End around carry"
$\rightarrow$ Look at whe sisn bHt-(msB). If hass a 'O, the rescet is posios ve and is in true sinareg. If MSB is ${ }^{C}$, , the result is legetive and is in $4 t \mathrm{~s}$ is complement-form. Take its l's complement and put-resis力 to set masnituele in sinery.
E (1)
(1). Sastract ly feom 25 0sing 8-sin-1'scompleaneationitoretic.

Sol Nomally

 purestnareg. Merafore, he result is $00001011=t(111]_{\underline{10}}$
(2) Add -25 to +14 using 8 -tit lis complement method

$$
\begin{aligned}
& +14 \rightarrow 00001110 \\
& 25 \rightarrow 00011001 \\
& =\frac{11100110}{111110100} \\
& 11111 s \rightarrow 11100110 \\
& \text { comple eoot } \\
& \rightarrow \text { Nocarry }
\end{aligned}
$$

$\Rightarrow$ Whese is no carry. the msts is a ' 1 '. so, the result is' negative and is in itts I's compleanent torm. Take i's complement-indicate the sisn
$\Rightarrow$ ine complement 9- 11110100 \& -00001011 . the result is 此埌
(3) And -25 to -4y using 8-sit- is complemiont-method.

$$
\begin{aligned}
& 25 \rightarrow 11100110 \text { (I'scomplement) } \\
& \frac{-14 \rightarrow 11110004 \text { (I'scomplemices) }}{-39} \frac{11}{} \\
& 25 \rightarrow 00014001 \xrightarrow{\text { (ursmal }} \\
& \begin{array}{l}
25 \rightarrow 0001+001 \text { from } \\
14 \rightarrow 00001011 \text { nowemen. }
\end{array}
\end{aligned}
$$

( End arand 11010111

$$
\text { Snd cround } \frac{11010111}{1111(\text { adding qand arouos }} \text { carris) }
$$

$\therefore \quad \because \quad 00100111 \rightarrow$ 'scomplemet
 asove assuer. We its complement q- 11011000 \&s 0010011 matrebre the result is -39 .
(1) Add t25 to +14 using $8-5 i t$ 1/s complement arithonetr

$$
\begin{aligned}
& +25>00011001 \\
& +14>\frac{000011110}{00100111}
\end{aligned}
$$

there is no carly. themsis is ' 0 '. so, the reselt is positsue and is in pure binareg. Therefore, the result is +3910 .

Ex:-(2)

1) Subtrect 20 fiom 36 using 8-681- its complement-form

$\Rightarrow$ the MSB is zero. Me resultist positive arid 96 is ig Tere sinary form.
(2) Add +36 to t20 ussing 8-bit i's compleasiont form

$$
\begin{array}{ll}
+36 \rightarrow 000100100 & +36 \rightarrow 000100100 \\
+20 \rightarrow 00010100 & +20 \rightarrow 00010100 \\
\text { MSsis } 0-00191000 &
\end{array}
$$

$$
\begin{aligned}
& 36 \rightarrow 00100100 \\
& 36 \rightarrow 00100100
\end{aligned}
$$

MSB-is zero. The result is positive and Il-is Pa true binary form
(3) Add -36 to 20 using 8-bin-1's complement form.

$$
\begin{array}{ll}
-36 \rightarrow 110110 W \rightarrow 1 \text { stomplement } & \begin{array}{l}
36 \rightarrow 00100100 \\
20 \rightarrow 00010100
\end{array}
\end{array}
$$

$$
-20 \rightarrow 11101011
$$


$\Rightarrow$ MAB is 1 the resieltis negative and in is in is complement from. To -get he correct result take ils complement to the result and put the sign before the result.

$$
11000111 \xrightarrow{\text { I'scomplemeat }}-00111000=-(56)
$$

(4) Add -36 to 120 using 8-6it ils complement form
$36 \rightarrow 00100100$
$2 \overline{6} \rightarrow 00010100$
$\rightarrow$ the mAB is 11 . Weresall-ts negative and it is Po is complement form.
$\rightarrow$ Take is complement to the result and put -he sss before the result $\quad 11101111 \rightarrow-00010000=(-16)_{10}$.
$\Rightarrow$ 21s complement - In 2ls complement scebtraction, add 2/s...complement q whe sustrechend to the minuend. If ihere is a carregout, ignore it. of the msB is 'zere? the resuct is Positive and is in true sinary form. of $M \leq B$ is 'l he resuct is negative and is in its 2 ls complemint form.

Sa?
(1) Subtract 14 from 25 using $8-895-24$ complexienil ardunctic

$$
\begin{aligned}
& 25 \rightarrow 00011001 \\
& \rightarrow 14 \rightarrow 1110010 \\
& \prod_{1} 11110001011
\end{aligned}
$$

carsy msi
$\rightarrow$, hare is a carry isuore it lie $n \Delta B$ is 'ol So, the result is positive and is in normal sinary form. Therefore, the reselt is $+00001011=+11_{10}$
(2) Ad'd -25 to +14 using $8-59 \sigma$ 2ls compleineat arsuthopnetic

$$
\begin{aligned}
& f 14=00001110 \text { (nomal fromat) } \\
& 11110001 \text { (iss complements) } \\
& \frac{11 \text { (2lscomplemant). }}{11110010}
\end{aligned}
$$

$$
\begin{aligned}
+25 & \rightarrow 00011001 \\
-25 \rightarrow & \begin{array}{ll}
11100110 \rightarrow \text { ('s complement form) } \\
11100111 \rightarrow \text { 2lscomptement form }
\end{array}
\end{aligned}
$$

$$
+14 \rightarrow 00001110
$$

$$
-25 \rightarrow \frac{11100111}{\frac{11110101}{\prod_{\text {mBB }}=1} \text { (Nocarmeg) }}
$$

There is no carry, the mss is ' 1 ' So, the resact is negative and is in $2 k$ complemeat form. The magnitade is 2 k complenent of 11110101 , that is 00001010

$$
\frac{\frac{1}{00001011}}{}=(-11)_{10}
$$

Tru
Qeiven the two binary nambers $x=1010100$ and $y=1000011$, perform Subtraction
(a) $x-y$
(b) $y-x$ osing 2 \& complements

$$
\begin{aligned}
x=1010100 \quad y= & 1000011 \rightarrow \text { sustrahend } \\
& 0111100 \rightarrow 116 \text { conplement } \\
& \frac{1}{0111101 \rightarrow 21} \text { conplemest }
\end{aligned}
$$

(1) Find $2 l s$ complemeal of sultrohenel
(2) Add sultreliend to the minuend.

$$
\begin{aligned}
& x=1010100 \\
& y=01.1101 \rightarrow 21 \text { scomplemeat } q \dot{y} . \\
& =1111 .
\end{aligned}
$$

Discard $m i s B=0$
carry $\quad \leq=$
Lhemss $=0$ we resicters positive and 81 is in trale biniarg form.
(b) $y-x$

$$
\begin{aligned}
& y=1000011 \quad x=1010100 . \\
& 0101011 \rightarrow 1 \text { scompleoneont } \\
& \frac{111}{0101100} \rightarrow \text { 2k compleneon- } \\
& y=1000011 \\
& \frac{0101100}{1101111} \rightarrow \text { alscompencent-q-x } \\
& \text { ms } B=1
\end{aligned}
$$

There is no carry. And the mat is I' lo the aiswer es 2ls complement-form. 80 find 2 is complement $q$ - we resut to get we correct ansiver

1101111
$0010000 \rightarrow$ ik complement
$\qquad$ correctarswer als complement-sorin.

Inf Given the two linares numbers $x=1010100$ and $y=1000011$, perform the subtraction (a) $x-y$ and (b) $y-x$ using is complement
(a)

$$
\begin{aligned}
& x=y \\
& \begin{aligned}
& x=1010100 \\
&=0111100 \rightarrow \text { is complement } q Y \\
& 1111 \\
& \prod 0010000
\end{aligned}
\end{aligned}
$$

End on d came

$M S B=0$ SO, it is in true binary form
(B) $y-x$

$$
\begin{aligned}
& y=1000011 \\
& x=\frac{0101011 \rightarrow 15 \text { complement q } y}{j 1101110}
\end{aligned}
$$

there is no carry. And the ms $B$ is $I$ so we result is in its complement form. So, find its complement o aiswer

$$
\text { |ls complement q }-1101110 \underline{s}-0010.001
$$

$\Rightarrow$ qts and cols complement:-
$\rightarrow$ In its complement subtraction gust follow the below rules
(1) Find the ils complement q subtrahend and Ald ils complement of subtrahend to minuend:
(2) If here is a carry 91-indiates that the answer is the then add carry to the $\mathcal{L} S D$ of tine resseit to get tube answer.
(8) If inhere is no carney, it indicates that the ans aver $\mathbb{E}$ negative and the resect obtained is its 9 ls complement-
(2) Find the g's complement iq the following decimal muster
(1) 3465
(2) 782.54
(3) $4526 \cdot 0.75$

Sol

$$
\begin{array}{r}
19999 \\
3465 \\
\hline 6534
\end{array}
$$

Sol
(is complement-

$$
q-3465
$$

By verging formula

$$
\begin{aligned}
& \left(\gamma^{7}-N\right)-1 \\
& \left(10^{4}-3465\right)-1=6534
\end{aligned}
$$

q's complenuont Mextad q- subtraction:-
Q subtract the following numbers using its complement method
(1) $745.81-436.62$

Step(1) 989.99

$$
\frac{436.62}{563.37} \rightarrow 9 \text { /scomplement } q
$$

step (2)

$$
\begin{aligned}
& 745.81 \\
& \frac{563.37}{1(1) 30.9 \cdot 18} \\
& 1 \text { - (addins qual arroued carry) } \\
& \text { carone } \frac{309 \cdot 19}{\text { indelicates }} \rightarrow \text { final answer. }
\end{aligned}
$$ The ansues sty

(2) $436.62-745.81$

Step (1) 999.99

$$
\begin{aligned}
& 999.99 \\
& 745.81 \\
& 254.18 \rightarrow 96 \text { complemeat } q-745.81
\end{aligned}
$$

Step(2) 436.62

$$
\begin{array}{r}
254.18 \\
\hline 690.80
\end{array}
$$

Whee is no carry, So IT Pndicating that the answes is negai so, take q/s complement of ihe pntermnediate rescelt and put a minus siss before it

$$
\begin{aligned}
& 988.99 \\
& \\
& 690.80 \\
& -
\end{aligned} \quad \begin{aligned}
& 309 \cdot 19
\end{aligned} \text { Merefore cheaswer is }-309.18 .
$$

$\Rightarrow$ 10ls womplement melliod of subtroetion
The ibls complemeon q a decimal numberis ottained by adding $a 4^{\prime}$ to its ats complemena
Q Find we lols complement of the follocing ducimal nuaser:

10.1 s complement methad q- sustruction:-
(1) To pesform decinal sultration using iols complement mellied, oltained the ids complemennt iq the sustratiend and odd if to tieminuend.
(2) If-theer is a carref, igtione it. Whe preseonce of the carng indicates that the ansmer is positive.
(3) If mesuts no carreg, it indicates we ansurb is nesetive and the result obtained in its 10 's compleonent from and put negative sisy iofront \&-the answer -
(1) $745.81-436.62$
step (1) 989.99


Step (2) 745.81

(2) $436.62-945.81$
step(1) $\quad 9,98.99$

step (2)


Iss complement Method:-
Q Find the lists complement q- the following numbers
(a) $6 A 36$

Sol FFFF

$$
\begin{aligned}
& \text { (b) } 9 A D \cdot 3 A \\
& \begin{array}{l}
151515 \cdot 1515 \\
\Leftrightarrow
\end{array} \frac{9 A D \cdot 3 A}{652 \cdot C 5 \rightarrow}\left(15^{\prime} 8 \text { complement }\right)
\end{aligned}
$$

$\Rightarrow$ Its complement melted q subtraction
(a) $69 \mathrm{~B}-\mathrm{Cl4}$

Step (1) 151 s complement q $(-\mathrm{C} 14)$
151515
$\leftrightarrow c \quad 1 \quad 4$
$3 E B \rightarrow(15 / s$ complement $q(-c 14)$
Step (3)

$$
\begin{aligned}
& 69 B-C 14=69 B+\left(15^{t} \Delta \text { complement } q-(-c 14)\right. \\
& 69 B \\
& \frac{1}{1}+\begin{array}{l}
(22)_{10}=(16)_{H} \\
\frac{A 86}{1} \\
\end{array} \begin{array}{l}
(24)_{10}=(18)_{4}
\end{array}
\end{aligned}
$$

There is no carry, resaltis $\rightarrow$ ve
Step(3)
Is/s complemento intermediate result is giveo by

$$
\begin{aligned}
& 151515 \\
& A \quad 8 \quad 6 \\
& \hline 549
\end{aligned}
$$

$\therefore$ Firal result is $-(579)$
(b) $-69 B+C 14$ (or) $C 14-69 B$
step(1)
1sts complement q (-69B)

$$
\begin{array}{rll}
15 & 15 & 15 \\
- & 9 & B \\
\hline & 6 & 4 \rightarrow 15 k \text { complemeat- }
\end{array}
$$

Step (2)

$$
C 14-69 B=C 14+(1518 \text { complement } q(698))
$$

$$
\mathrm{Cly}
$$

(H) 964

$$
(21)_{10}=(15)_{16}
$$

(1) 578
carry thete is a carry, so the resucters the 578 (End arocrod carry)
579 $\therefore$ Final resuct $=+(59)_{1.6}$

16s complementmeltod:-
Frost find the 15 ts complement and then add 1
Q Find the 16 's complement of the following number.
(A) $A 8 C$

15 k complement is given by.

$$
\text { If ls complement } \longrightarrow 573
$$

$$
\frac{(11}{574}
$$

$\Rightarrow 16$ s complement malted q-Subtroction:-
Find the 16 's complement subtraction of the following numbers:
(a) $C 9 B-C 14$
step (1)
15 ls complement $q-(-C 14)$
151515
C 14
$3 E \quad B \rightarrow$ 15 ts complement

$$
\text { Ib ls complement } \rightarrow \frac{3 E B}{3 E C}
$$

$$
\begin{aligned}
& 151515 \\
& \Leftrightarrow-A \& C \\
& \xrightarrow[573]{ } \rightarrow 15 \text { s complement }
\end{aligned}
$$

Step (2):-

$$
C 9 B-C 14=C 9 B+(16 \text { s complemeat } q-(-14))
$$

$$
C 9 B
$$

$$
{ }^{3} \frac{5}{1}
$$

$$
(23)=(17)
$$

(1)0 07

$$
(24)_{10}=(18)_{16}
$$

carry

$$
(16)_{10}=(10)_{16}
$$

there is a carry iguore ot- since the carny is 1 . the pesuct is $(t)$ ve.
$\therefore$ Final resultis $+(087)_{16}$.
(1) $2 A 4 \cdot 2 D-3 B 2.3 C$
step (1):-
$15 k$ complement-q- $(-3 B 2.3 \mathrm{C})$
$15 \quad 15 \quad 15 \cdot 15 \quad 15$
-3 B 23 C
C 4 D. C 3 $\rightarrow 15$ ls complemeat
lols complement is givensty,

$$
\frac{C 4 D \cdot C \frac{3}{1}}{C 4 D \cdot C 4} \rightarrow \text { I6s complemeont }
$$

step(0)

$$
\begin{aligned}
& 2 A-2 \cdot 2-3 B 2 \cdot 3 C=2 A 4 \cdot 2 D+\text { (16/s complement q }(-3 B 2 \cdot 3 C)) \\
& 2 A 4 \cdot 2 D \\
& \frac{C U D \cdot C Y}{E F I \cdot F I} \rightarrow \text { Intesmediata resuet }
\end{aligned}
$$

Where is no carry. So the result its $\rightarrow$ le
Step(3) 1 Is ls complement q intermediate result is given by

$$
\begin{aligned}
& 1515 \cdot 15 \cdot 15 \cdot 15 \\
& \text { E F I.FI } \\
& 10 E \cdot 0 E \rightarrow 15 l s \text { complement } \\
& \text { ( }+1 \\
& 10 \mathrm{E} \cdot O \mathrm{~F} \rightarrow 16 \text { ls complement }
\end{aligned}
$$

$\therefore$ Final result is - $(O E \cdot O F)_{16}$
$\Rightarrow 7$ and 8's complements:
Subtract the following numbers using T's complement method.
(a) 234.65-135.94
sol I's complement if $(-135.74)$ is given by

$$
\begin{aligned}
& 777.77 \\
& 135.74 \\
& 642.03 \rightarrow 7 \text { 's complement } \\
& \therefore 234-65+(71 s \text { complement } q-(-135.74)) \\
& 234.65 \\
& 642: 13 \\
& { }_{1}(8)_{10}=(10)_{8} \\
& \text { (1) } 076.70 \\
& \text { (carny } \Rightarrow \text { rect es positive) }
\end{aligned}
$$

076.70
（ + ） 1
$76 \cdot 71$（End around carry）
$\therefore$ Result is $\$ 76.71$
（B） $135.74-236.65$
I＇s complement q $(-236.65)$ is given by，

$$
\begin{aligned}
& 777.77 \\
& \frac{236.65}{541 \cdot 12} \rightarrow \text { y's complement } \\
& \therefore 135.74-236.65=135.74+\left(y^{\prime} \text { scomplenoor } q(-236.65)\right) \\
& \Rightarrow \quad 135.74 \\
& 541 \cdot 12 \rightarrow\left(7{ }^{1} \text { complement }\right) \\
& 677.06 \rightarrow \text { Intermediate result }
\end{aligned}
$$

there iss no carry．Hence the final result is $\Leftrightarrow$ ge．
Final result is the 7 Is complement $q$ the above intermediate result 777.77

$$
\frac{\Leftrightarrow 677 \cdots 06}{100.71}
$$

$\therefore$ Final result 步－100． 71

Subtroet the following using of/s complemeat melhod:
(a) 246.31-162.45

T's complemeat q $(-162.45)$ is given by,

$$
779.77
$$

$$
162.45
$$

$$
615 \cdot 32 \rightarrow \text { (7ts complement) }
$$

$$
\frac{+1}{615 \cdot 33} \longrightarrow \text { (sts complement) }
$$

$$
\therefore 246.31-162.45=246.31+\left(8^{\prime}\right. \text { scompleanent-g-(-162.45)) }
$$

$$
\Rightarrow \quad 246.31
$$

$$
\frac{615 \cdot 33}{1063 \cdot 64}
$$

$$
0663.64
$$

carrey Where is a carry. Hence the resultis $(t)$ ve and ignove the conveg.
$\therefore$ Frinal result is $t 63.64$
(b) $162.45-246.31$

8's complement q $(-246.31)$ is given by,

$$
\begin{aligned}
& \begin{array}{l}
777.77 \\
\Leftrightarrow
\end{array} \begin{array}{l}
246.31
\end{array} \\
& \qquad \begin{array}{l}
531.46 \\
(t) 1
\end{array} \\
& \qquad \text { (7's complement) }
\end{aligned}
$$

$$
\begin{aligned}
\therefore & \left(62.45=246.31=162.45+\left(8^{\prime} s \text { complement } q(-246.31)\right)\right. \\
\Rightarrow & 162.45 \\
& \frac{151.47}{714.14} \rightarrow \text { (Intermediate result) }
\end{aligned}
$$

these is no corning. Hence the final result is $\leftrightarrow$ re. Final resect is the of s complement of the above intermediate result-
777.77
$714 \cdot 14$
$063.63 \rightarrow 7 / s$ complement
$\frac{(t) 1}{063.64} \rightarrow 818$ complement
$\therefore$. Final result -63.64
$\Rightarrow$ Floating point Representation:-
The goal of floating point representation is represent a large range of numbers.
Ea:- Ceiven the ncember $-123.154 \times 10^{5}$
eg:-

$$
\begin{aligned}
\text { Sign } & =- \text { (Negative) } \\
\text { Mantissa } & =123: 154 \\
\text { Exponent } & =5 \\
\text { Base } & =10 \text { (decimal) }
\end{aligned}
$$

(1) Distance $s / \omega$ two Planet $=5.9 \times 10^{12} \mathrm{~m}$
(2) mass of electron

$$
=9.1 \times 10^{-28} \mathrm{gm} .
$$

E- Given the number $732.136 \times 10^{7}$

$$
\begin{aligned}
\text { Sign } & =+(\text { positive }) \\
\text { Mantissa } & =732.136 \\
\text { Exponent } & =7 \\
\text { Base } & =10 \text { (Decimal) }
\end{aligned}
$$



32- sit single-precision Elating point Number
$\varepsilon a^{\circ}-$

$$
\underset{\text { Rose }}{\frac{4.2}{\downarrow} * \frac{10^{8}}{\downarrow} \longrightarrow \text { Exponent }}
$$

mantissa Base $\therefore$ Only the mantissa and exponent are stored. The base is implied (Alkeady Known). It will save tie memory.
$E x_{0}^{0}-$

$$
\begin{aligned}
= & (11.8)_{10}=(1011.11001 \cdots \cdot)_{2} \\
= & (1.01111001) * 2^{3} \\
= & \left.(1.01111001)_{2}\right) 2^{(11)_{2}}
\end{aligned}
$$

Decimal representation

$$
12345=\frac{1.2345}{\downarrow} \times \frac{40}{\downarrow} \text { Exponent }
$$

mantissa Base
$\Rightarrow$ We will represent floating point numbers in single precision and dousle precision formats. They are shown below


Single precision

$\frac{\text { Double precision }}{64-\text { Sits }}$ (TEE

* I sit for the sign (positive (or)Nlegative) stander)

8 sit for the range (exponent field)
23 sit for the precision (fraction field)

$$
\left\{\begin{array}{l}
N=(-1)^{5} \times 1 . \text { feccetion } \times 2^{\text {exponent }-127}, \\
N=(-1)^{3} \times 0 . \text { feccection } \times 2^{\text {evponsin }}-126, \text { exponent } \leq 254 \\
N
\end{array}\right.
$$

$$
\begin{aligned}
& \text { Value }=(-1)^{S} \times(1+F) \times 2^{E-127 .} \text { (or) } \times \frac{\text { sins }}{\rho} \\
& X=(-1)^{S} \times 2^{E-1024} \times 1 . M
\end{aligned}
$$

single precision

Fixed point
Representation
(1) A representation of real data type for a number that has a fined number of digits offer the gradin paint.
(2) Mused to represent a limited range of values.
(3) High performance
(4) Less flenisle

Floating point
Representation
(i) A formulaic representation Of real numbers as an approximation so as to support a trade off between range and precision.
(2) used to represent a wide range of values.
(2) High performance
(4) More flexible

* Limitation ofoflocting points
$\checkmark$ Size of mantissa is fixed.
Sol Use a floating point format. will a larger mantissa. clacsle (8 3sing) long coast (64 bits)

Q what is 8.5 in binary
(a) 11111111.11111
(b) 1000.01
(c) 0.100011
(2) $1000 \cdot 10$.

Ex:- -114.625 . represent in finaly
Sol $1286432168421 \quad 0.50250 .125$

$$
\begin{array}{cc}
011 \mid 0010 . & 101 \\
64+32+16+2=114 \uparrow & 0.5++0.125
\end{array}
$$

$$
=01110010.101
$$

133 in Linary


10000101

Sishest
Sisn Exponent Maatissa
Sr:-

| 0 | 1001010 | 11101000 |
| :---: | :---: | :---: |


$\mathrm{EaO}_{-}-$
(0. 000110011001100110011001100 represeation flocting point क? 32 -sits.
sof $1.10011001100110011001100 \times 2^{-4} \quad 128643168421$ 01111011

$$
\begin{aligned}
\text { enponent } & =-4+127=123 \\
\text { Sign Sit } & =0 \\
\text { Mantissa } & =10011001100110011001100
\end{aligned}
$$

$$
=132
$$

| (sict) | Erponentits | mantissa (23 Sits) |
| :---: | :---: | :---: |
| 0 | 01111011 | 10011001100110011001100. |

Fixed point Representation :-
$\Rightarrow$ - presentation a signed binary numbers:-
Positive numbers can be represerited by unsisthed numbers bowever to represent negative numbers, we need notation for negative numbers.
there are too types of numbers.
(1) Unsigned numbers
(2). Segued numbers
(11) unsigned numbers:- Mere is no specific for sis representation. The numbers ulltout positive (or) negative signs are known as unsigned numbers. the unsigned numbers are always positive numbers.
(2) Signed Nuonber\&:- There is a specific bit for sign representation. In signed numbers, the number mays be positive (0) (r) negative. Different formats are used for representation signed binary numbers. They are
(1) Sigued megnitude represemation
(2) I's complemeow representation
(3) 2ls complement repmesentation
(1) sign magniteede representation:-

In sipued magnitude form, an additional sittcalled the. 'Sisn bit' is placed inftont q- the number. If the sisn bit is a ' $O$ ', the number is positive. offit is a 1, ', the number is negative.
$\Rightarrow$ For sxample:-


In sign magnitude represeotation the imes represents the sison and remaining lots represents me mognittede.
(2) I's complement-representation:-

In is complement-represeintation the positive nember remain unchorged. Is complempoiv representation q-nesative nember can be ostained by the its complement-o the sinery number.

$$
0,1|00| 1=+51, m B=0 \text { for the }
$$

SPSD bit

$$
1001100=-81 ; \text { mes }=+ \text { for }- \text { re }
$$

Sining bit
(2) 2's complement representation:-

In 2 Is complement -representation, we positive numbers remain unchanged, ils complement representation of-hegative number. can be obtained by

1. Find the i's complement of the number
2. To fond its complement quencember adding " 1 ' to its I's complement number.
$\int_{\sin \operatorname{sit}}^{0110011}=+51$

$$
\overbrace{\text { Sen sit }}^{1} \underbrace{001101}_{\text {masnitede }}=-\delta T[8 n \operatorname{sisn} 21 \Delta \text { compleanion-foron }]
$$




Q Represent +51 and $-8 \wedge^{90}$ Sisn mosnotede, sisn $1^{\prime} s$ complemen and sese 2 ls complement representation.

Sol
SPST magnitade

Sisi ils complesuat $\frac{0}{\text { Sieg sit }} 110011 \quad \frac{1}{\text { Sseg Sit }} 001100$

Q
Represent +43 and' 43 in sisi mosnitade, spsin 1's.
complemeon and 2 is complement reprevematron

Sol

$\Rightarrow$ Combinational Circuits:-
$\Rightarrow$ Boolean Expressions:- Boolean Algebra is a division of malliematics colich deals wilt operations on logic values and incorporates binary variable. Boolean algebra was invented by great maltematicion George Boole in 1854.
$\rightarrow$ Minimization of Xegic expressions can be done by using boolean lieosems and Laws.
$\rightarrow$ Boolean algebra, Karnaugh map ( $K$-map) are used for boolena minimization.
$\rightarrow$ remain mote of $l \overline{\bar{s} s}$ concept is to make information i Simpler, cheaper and Low cost.
$\Rightarrow$ Logic Gates:- (1) Not gate (or) Inverter:Teut rask


Symbol
(2) AND Gate: :

| $A$ | $B$ | $Y=A B$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


| $A$ | $Y=\bar{A}$ |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

(3) $Q R$ Gate: : $A=A+B$

| $A$ | $B$ | $Y=A+B$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

$\Rightarrow N O R$ Gate: $-\quad=\bar{A}=\overline{A+B}$

| $A$ | $B$ | $Y=\overline{A+B}$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

$\Rightarrow N A N D$ Gate :- $B=D=\overline{A B}$
$\therefore$ The above two gates are universal gates

| $A$ | $B$ | $Y=\overline{A B}$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Spacial Gates:-

$$
\Rightarrow E X-O R \text { gate:- }
$$


$\Rightarrow$ EX-Nor gate:-


| $A$ | $B$ | $Y=A \oplus B$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


| $A$ | $B$ | $Y=A O B$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

$\Rightarrow$ Laws of Boolean Algebra:-


NOT Operation
9) $\overline{0}=1$
10) $T=0$
4) $1 \cdot 1=1$
8) $1+1=1$
$\Longrightarrow$ Complement Law
$\overline{0}=1$
$T=0$
of $A=0$ then $\bar{A}=1$
If $A=1$ then $\bar{A}=0$
$\overline{\bar{H}}=4$

ANID Law

$$
\begin{array}{rlrl}
A \cdot 0 & =0 & & \text { peoof } \\
A \cdot 1 & =A & & =A \cdot A \\
A \cdot A & =A & & =A \cdot A+0 \\
A \cdot \bar{A}=0 & & =A \cdot A+A \cdot \bar{A} \\
& & =A(A+\bar{A})=A(1)=A
\end{array}
$$

$\Rightarrow O R$ Kaw:-

$$
\begin{aligned}
& A+0=A \\
& A+1=1 \\
& A+\bar{A}=1 \\
& \begin{array}{ll}
A+A=A & (A+A) \mid \\
A+A(A+\bar{A})
\end{array} \\
& A+A \cdot A+A \cdot \bar{A} \\
& =A+A \cdot A+0 \\
& =A(H+A)=A \quad(H A=1)
\end{aligned}
$$

$\Rightarrow$ Commectative Law:-
(i) $A+B=B+A$



| $B$ | $A$ | $B+A$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Law (2):- $A \cdot B=B \cdot A$

$B=Y=B \cdot A$

| $A$ | $B$ | $A \cdot B$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


| $B$ | $A$ | $B \cdot A$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

$\Rightarrow$ Associative Law:-

$$
\begin{aligned}
& \begin{array}{ll}
(A+(B+C)=(A+B)+C \\
B &
\end{array} \\
& \begin{array}{lll|l|l|l|}
\hline A & B & C & (B+C) & A+(B+C) \\
\hline 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 1 & 1 \\
0 & 1 & 0 & 1 & 1 \\
0 & 1 & 1 & 1 & 1 \\
1 & 0 & 0 & 0 & 1 \\
1 & 0 & 1 & 1 & 1 \\
1 & 1 & 0 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 \\
\hline
\end{array} \quad \begin{array}{|lll|l|l|}
\hline A & B & C & (A+B) & (A+B)+C \\
\hline 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 \\
0 & 1 & 0 & 1 & 1 \\
0 & 1 & 1 & 1 & 1 \\
1 & 0 & 0 & 1 & 1 \\
1 & 0 & 1 & 1 & 1 \\
1 & 1 & 0 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 \\
\hline
\end{array}
\end{aligned}
$$

$$
\begin{gathered}
\Rightarrow \text { Distributive Law:- } \\
(A \cdot(B+C)=A B+A C \\
B \cdot B+C)
\end{gathered}
$$


$\Rightarrow$ Consensus Theorem:-

$$
\begin{aligned}
& A B+\bar{A} C+B C=A B+\bar{A} C \\
& \mathcal{L} \cdot \mathrm{~A} \cdot \mathrm{~S}=A \cdot \mathrm{~B}+\bar{A} \mathrm{C}+B C \\
& =A B+\bar{A} C+B C(A+\bar{A}) \\
& \therefore A+\bar{A}=1 \\
& =A B+\bar{A} C+B C A+B C \bar{A} \\
& H C=1 \\
& =A B C(1+C)+\overline{A C}(1+B) \\
& A+B=1 \\
& =A B(1)+\overline{A C}(1) \\
& =A B+\bar{A} C \\
& =\text { R.H.S } \quad \therefore \text { K.H.S }=\text { R.HS }
\end{aligned}
$$

$\Rightarrow$ Demorgarls lheorem:-
(1) $\overline{\overline{A+B}}=\bar{A} \cdot \bar{B}$


| $A$ | $B$ | $\bar{A}$ | $\bar{B}$ | $\bar{A} \cdot \bar{B}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0. |
| 1 | 1 | 0 | 0 | 0 |

(2) $\overline{A \cdot B}=\bar{A}+\bar{B}$


| $A$ | $B$ | $\bar{A}$ | $\bar{B}$ | $\bar{\pi}+B^{-}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |

$\Rightarrow$ Quality:- when changing from one logic system to anolles system; $O$ becomes 1 and 1 becomes 0 . An AND gate becomes QR gate and OR gate becomes an AND gate.
$\Rightarrow \frac{\text { Complement:- If a boolean identity is given, wee should change }}{1}$ : 'f'sisn ' Sign and' 'sign to 't' sign. valiasles ( $\bar{A}, B$ ) also complemented.

Note?:
(1) $\underbrace{A B+A B+A B+A B}=A B$
parenthesis (Same 110 of variables are repeated we mag y considuled single term)

$$
\begin{equation*}
A \cdot B \cdot \bar{B}=A \cdot 0=0 ; \text { (3) } A B C \bar{C}=A B \cdot 0=0 \tag{2}
\end{equation*}
$$

(3)

$$
\begin{array}{ll}
A B \bar{C}+A B \bar{C}+A B \bar{C} D & \text { (4) } \begin{array}{ll}
A B \bar{C} D+A B C \bar{D} \\
& =A B \bar{C}(D+\bar{D}) \\
A B \bar{C}(1+D)=A B \bar{C}(1)=A B \bar{C} . & =A B \bar{C}(1) \text { (.D DH } \bar{D}=1)
\end{array}
\end{array}
$$

(1)

$$
\begin{aligned}
& f=A+B[A C+(B+\bar{C}) D] \\
&= A+B[A C+B D+\overline{C D}] \\
&= A+[A B C+\underbrace{B B D}+P \overline{C D}] \quad \left\lvert\, \therefore \frac{B B D}{\frac{B}{v}}=B D\right. \\
& \text { repeated te }
\end{aligned}
$$

$$
=A(1+B C)+B D(1+\bar{C})
$$

$$
f=A+B D
$$

$$
(\therefore 1+B C=1 ; \quad 1+\bar{c}=1)
$$

(2)

$$
=\frac{A A}{\hbar_{0}}+0 \quad-P=0
$$

Hence the boolean expression has been reduced by boolean theorems.

$$
\begin{aligned}
& f=(\overline{A+\overline{B C}}) \cdot(A \bar{B}+A B C) \\
& =\bar{A} \cdot \overline{\overline{B C}}(A \bar{B}+A B C) \\
& =\bar{A} B C(A \bar{B}+A B C .) \\
& 1 \therefore A \bar{A}=0 ; \quad B \bar{B}=0 \\
& =\bar{A} B C A \bar{B}+\bar{A} A B C R C \\
& =\bar{A} A R \bar{B} C+\overline{F^{A} A B C C}
\end{aligned}
$$

Q Write the duality for the following feretions
(1) $\bar{A} B+\bar{A} B \bar{C}+\bar{A} B C D+\bar{A} B \bar{C} \bar{D} E$

Sol $(\bar{A}+B)(\bar{A}+B+\bar{C})(\bar{A}+B+C+D)(\bar{A}+B+\bar{C}+\bar{D}+E)$
(2)

$$
\begin{aligned}
& \overline{x y z}+x \bar{y} \bar{z}+x y z+x y \bar{z} \\
& (\bar{x}+y+z)(x+\bar{y}+\bar{z})(x+y+x)(x+y+\bar{z})
\end{aligned}
$$

Q Find the complements of the following expressions
(1) $A B+A(B+C)+\bar{B}(B+D)$

Sol $(\bar{A}+\bar{B})(\bar{A}+\bar{B} \cdot \bar{C})(B+\bar{B} \cdot \bar{D})$
(2) $\bar{B} \bar{C} D+(\overline{B+C+D})+\bar{B} \bar{C} \bar{D} \bar{E}$
$(B+C+\bar{D})(B+C+D)+(B+C+D+E)$
$\Rightarrow$ Rarnaugh Map (K-map) Representation:-
(1) Sum of product (sop) sa:- $\bar{A} B+A \bar{B}$
(2) product of sum (pOS) $E a:(A+B)(\bar{A}+C)$
(1) Sum of peodicet (SOP):- this is also calledas disjerictive Normal form (DNF). valiasles present in isis variables are called 'minterms' ( $m_{0}, m_{1}, m_{2} \cdots$ ).

En?-f(A,B,C)$=m_{1}+1-m_{2}+m_{3}+m_{5}=\operatorname{Em}(1,2,3,5)$
$\Rightarrow$ Standard sop form:- (SSOP). It is also called as Disjunctive Can onical form (DCF)
(2) peodvet of sum (pos):- is also called as corjenetive Normal Form (CNF). vaciasles present in this form is called matter $\left(M_{1} M_{2}, M_{3}, \cdots\right)$

$$
\begin{aligned}
E \pi: F\left(A, B_{1} C\right) & =\pi\left(M, M_{2}, M_{6}, M_{7}\right) \\
& =\pi M(4,2,6,7)
\end{aligned}
$$

$\Rightarrow$ Standard pos form:- his form is also called as conjerentive Canonical form (CCF)
Sn $f(A, B, C)=(\bar{A}+\bar{B})(A+B)$

$$
\begin{aligned}
& =(\bar{A}+\bar{B}+C \cdot \bar{C})(A+B+C \cdot \bar{C}) \quad l \therefore c \cdot \bar{C}=0 . \\
& =(\bar{A}+\bar{B}+C)(\bar{A}+\bar{B}+\bar{C})(A+B+C)(A+B+\bar{C})
\end{aligned}
$$

En:-
Convert sop to standard sop form

$$
\begin{aligned}
& f(A, B, C)=A C+A B+B C \\
\text { Sol } & A(B+\bar{B}) C+A B(C+\bar{C})+(A+\bar{A}) B C \quad l \therefore B+\bar{B}=1
\end{aligned}
$$

$$
\begin{array}{ll}
=A(B+\bar{B}) C+A B C \\
=A B C+A \overline{B C}+A B C+A B \bar{C}+A B C+\overline{A B C} & \text { Repeated ABC pesáer } \\
& \text { T sucre we should }
\end{array}
$$

- isulere we should wite only on

| Duinad | $A$ | $B$ | $C$ | minterms | Masterms |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $n_{0}$ | 0 | 0 | 0 | $\bar{A} \bar{B} \bar{C}\left(m_{0}\right)$ | $A+B+C\left(M_{0}\right)$ |
| 1 | 0 | 0 | 1 | $\bar{A} \bar{B} C\left(m_{1}\right)$ | $A+B+\bar{C}\left(M_{1}\right)$ |
| 2 | 0 | 1 | 0 | $\bar{A} B \bar{C}\left(m_{2}\right)$ | $A+\bar{B}+C\left(M_{2}\right)$ |
| 3 | 0 | 1 | 1 | $\bar{A} B C\left(m_{3}\right)$ | $A+\bar{B}+\bar{C}\left(M_{3}\right)$ |
| 4 | 1 | 0 | 0 | $A \bar{B} \bar{C}$ | $\left(m_{4}\right)$ |
| 5 | 1 | 0 | 1 | $\bar{A}+\bar{B}+C\left(M_{5}\right)$ | $\bar{A}+B+\bar{C}\left(M_{4}\right)$ |
| 6 | 1 | 1 | 0 | $A B \bar{C}\left(M_{6}\right)$ | $\bar{A}+\bar{B}+C\left(M_{6}\right)$ |
| 7 | 1 | 1 | 1 | $A B C \quad\left(m_{7}\right)$ | $\bar{A}+\bar{B}+\bar{C}\left(M_{7}\right)$ |

Rules for K-map minimizateon:-
(1) Eilhes group zeros \& Ones
(2) Diagonal mapping is not allowed
(3) Onleg powes of $2,10 . q$ cack in each, group (i.e $2,4,6,8 \cdots$ )
(4) Croup sheveld be as lange as possicle
(5) Overlapping is allowed.
$Q$ Deoslems on $K$-map represcontation
2-variasle K-map



$$
=\bar{A} \bar{B}+A B
$$

Q
$f=\bar{A} \bar{B} \bar{C}+A \bar{B} C+\bar{A} B \bar{C}+A B \bar{C}+A B C$


$$
f=\bar{B} C+A C+A B+B C
$$

$$
f(A, B, C)=\operatorname{sm}(3,4,6,7)
$$



Q Reduce the Selow enpression using पariest $K$-map

$$
f(A, B, C, D)=\bar{A} \bar{B} \bar{C} \bar{D}+\bar{A} \bar{B} \bar{C} D+\bar{A} \bar{B} C D+A \bar{B} \bar{C} \bar{D}+A \bar{B} \bar{C} D+A B C D+\bar{A} B \bar{C} \bar{D}
$$



$$
\therefore f=A B C D+\bar{A} \bar{B} D+\bar{A} C \bar{D}+\bar{B} \bar{C}
$$

Q convert the -following in the ssop form and calculate the minters
(a) $F(A, B)=\bar{A} B+B$

Sol Sven (fiB) $=\bar{A} B+B$

$$
=\bar{A} B+B(1)
$$

$$
=\bar{A} B+B(A+\bar{A}) \mid \therefore A+\bar{A}=1
$$

$=\bar{A} B+A B+\overline{\bar{A}} B /: \bar{A} B+\bar{A} B=\bar{A} B$
$=\bar{A} B+A B \quad$ If same digits
$=\downarrow \downarrow \downarrow \downarrow$ are more kam
Two then it becomes one)

$$
\text { (b) } \begin{array}{rl} 
& f(n(B, C)=A B \bar{C}+A \overline{B C}+A B \\
= & A B \bar{C}+A \overline{B C}+A B(1) \\
= & A B C+A \overline{B C}+A B(C+\bar{C}) \\
= & A B \bar{C}+A \bar{B} C+n B C+A B \bar{C}(\therefore c+\bar{c}=1) \\
1,44 & 114 \\
110 & 10111110 \\
6 & 5 \\
= & m_{6}+m_{5}+m_{7}+m_{3} \\
\text { O1-Bliould be in proper order } \\
\therefore & m_{3} t m_{5}+m_{6}+m_{7} \\
\Rightarrow & \varepsilon m(3,5, c, 7)
\end{array}
$$

Q convert the following in the Spos form and calculate the maters.

$$
\text { (a) } \begin{array}{rl} 
& F(A, B)=A(\bar{A}+\bar{B}) \\
= & A+0(\bar{A}+\bar{B}) \\
= & A+(B \cdot \bar{B})(\bar{A}+\bar{B}) \\
= & (A+B)(A+\bar{B})(\bar{A}+\bar{B}) \\
& \downarrow \downarrow \\
0 & \downarrow \\
0 & \vdots \\
0 & 11 \\
= & M_{0} M 1 M_{2} \\
= & 11 M(0,1,2)
\end{array}
$$

Note:- K-map consist of a no. of squares. Each ore G- the square is call. To do K-map minimization the expression showed be in sop form (or) pos from.
this ts entroncley useful and intensingly wed in the minimization of function of 3 , unciasle $k$-map, 3 -variable $K$-map, 4 -variable $k$-map and $800 \Rightarrow$.
$Q$
Simplify, $f(A, B, C, 0)=\varepsilon m(0,1,3,7,11,15)$


$$
\therefore f=\bar{A} \bar{B} \bar{C}+C D
$$

Q $(f(0, B, C, 0)=\operatorname{Em}(0,5,1,2,3,7,5,10)$


$$
\therefore \quad f=\bar{B} \bar{D}+\bar{A} D .
$$

$\Rightarrow$ Minimization of Boolean Exprossion wilk helpg pos by using K-map

2-variasle
(0) $f(A, B)=(A+B)(A+B)$

(Q) $+(A, B, C)=(A+B+C)(\bar{A}+\bar{B}+\bar{C})$

$Q \quad f=\pi M(0,2,3,4,5,6,7,9,148)$


$$
\begin{aligned}
& (C+D)(\bar{A}+B+C)(A+\bar{B}+C)(A+\bar{C}) \\
& f=(C+D) \cdot(\bar{A}+C+C)(A+\bar{B}+C)(A+\bar{C}) .
\end{aligned}
$$

$\Rightarrow$ XAAND and NOR Implementation:-
On the design of- digital cirecits, the mimmal boolean expressions are usually obtained in sop form (or) pos form. Sometimes the minimal expressions may also be expressed in hybrid form.

For example $f=A B C+n \bar{B}+\bar{A} B C$
Given example is in sop form. So, sop eaporssson : can be implemented by using AND/OR logic as shown below.


The form of given expression is $f=(A+B+\bar{C})(B+C)(\bar{A}+\bar{B}+C)$. this can be implemented Using ORIAND Logic as shown below.




The procedure to convert an AOI logic to NAND logic (or) Nor logic is given below.
(i) Draw the circuit in A OI logic
(2) If NAND havdiocre is closer, add a circle at the output of each AND gate and at the inputs to all the OR gates.
(3) If NOR hardivare is chooser, add a circle at the output q- each $O R$ gate and at the inputs to all we ANP gates.
(4) Add (bx) Subtract an inverter an each line that received a circle in step (2) (1) (3) that the polarity of signals on these lines remains from that $q$ the original diagram.
(5) Replace bubbled OR by NAND and bubbled AND by NOR:
(6) Eliminate dousle inversions.
(1) Implementation of AND gate Using NAND Gate:-
(1)

(2).

© OR gate Using NoR:
(1) $A>A+B$
(2)

(3)

(4)

(5) Realization of NOT gate Using NAND \& NOR
(1)

$\Rightarrow$ Using Nor


Single ils Nor gate.
(2) Reelization of AND gate Using NOR Gate:-
(1)

(2)

(3)

(4)

(3) Realiticition of $O R$ gate Using NAND \&NCR getes:
(1)


3

(3)

(4)


Realization Of EX-OR gate Using NANO \& NOR Using NAND
(1) $A>X=\bar{A} B+A \cdot \bar{B}=\bar{A}(A) B$
(2)

(3)

(4)

(8) Instead of not gate place single IIP. NAND grte and, gnstead qf busbled $O R$ gate place NAND gate

$\Longrightarrow$ Usong NOR Gate:-
(1) $A=Y=\bar{A} B+A \bar{B}$
(2)

(3)

(4)

(5)

$\Longrightarrow$ Realization Of $X-$ NOR gate Using NANO \& NOR $: \frac{1}{1}$

$$
A \Longrightarrow D 0-\bar{A} \cdot \bar{B}+A B=A \odot B
$$

$\Longrightarrow$ Using NAND Implemertation:-
(1)


$$
Y=\bar{A} \bar{D}+\infty B
$$

(2)

(3)

(4)


CBusbled OR gate =NAND gate?

$\Rightarrow$ X-NOR Gate using Nor gate:-
(1)

(2)


(4)
(5)

$\Rightarrow$ Soplement the following furctions Osing NAND Gates:
(a) $F_{1}=A(B+C D)+\overline{B C}$
(b) $F_{2}=\omega \bar{x}+\bar{x} y(\bar{x}+\bar{w})$
sol
(a)

$$
\begin{aligned}
F_{1} & =A(B+C D)+\overline{B C} \\
& =A \cdot B+A C D+\overline{B C} \\
& =A B+A C D+\bar{B}+\bar{C} \\
& =A B+\bar{B}+\overline{\bar{C}}+A C D \\
& =\bar{B}+A+\bar{C}+A D \\
& =A \cdot(1+D)+\bar{B}+\bar{C} \\
& =A+\bar{B}+\bar{C} \\
& =\overline{A+\bar{B}+\bar{C}} \\
& =\overline{\bar{A} \cdot B \cdot C}
\end{aligned}
$$



$$
(\therefore \bar{B}+A B=\overline{B+}
$$

$$
\bar{C}+A C D=\overline{C+A D}
$$

Redundaot Law. $R \cdot K \cdot R$
$\therefore H D=1$
(b)

$$
\begin{aligned}
& F_{2}=\omega \bar{x}+\bar{x} y(z+\bar{u}) \\
&= \omega \bar{x}+\bar{x} y z+\bar{\omega} \bar{x} y \\
&= \bar{x}(\omega+\bar{w} y)+\bar{x} y z \\
&= \bar{x}(\omega+y)+\bar{x} y z \\
&= \bar{x} \omega+\bar{x} y+\bar{x} z \\
&= \bar{x} \omega+\bar{x} y(1+z) \\
&= \bar{x} \omega+\overline{x y} \\
&= \bar{x}(\omega+y)=\overline{\bar{x} \omega+\overline{x y}} \\
&= \overline{\bar{x}(\omega+y)}=\overline{\bar{x} \omega \cdot \bar{x} y} \\
&=\overline{x+\bar{\omega})(\bar{x}+\bar{y})}
\end{aligned}
$$


$\Rightarrow$ Find the complement of the following boolean function \& Reduce them to minimum wo of literals.
(0) $(b \bar{c}+\bar{a} d)(a \bar{b}+c \bar{d})$
(b) $(\bar{b} d+\bar{a} b \bar{c}+a c d+\bar{a} b c)$

Sol
(a) $(b \bar{c}+\bar{a} d)(a \bar{b}+c \bar{d})$

$$
\begin{aligned}
& =\overline{(b \bar{c}+\bar{a} d})+\overline{(a \bar{b}+c \bar{d})} \\
& =\overline{b \bar{c}} \cdot \bar{a} d \\
& =\overline{a \bar{b}} \cdot \bar{c} \bar{d} \\
& =(\bar{b}+c)(a+\bar{d})+(\bar{a}+b)(\bar{c}+d) \\
& =a \bar{b}+\bar{b} \bar{d}+a c+c \bar{d}+\bar{a} \bar{c}+\bar{a} d+b \bar{c}+b d . \\
& =a \bar{b}+a c+\bar{b} \bar{d}+c \bar{d}+\bar{a} \bar{c}+\bar{a} d+b \bar{c}+b d \\
& =1
\end{aligned}
$$

(b)

$$
\text { b) } \begin{aligned}
& \overline{\bar{b} d+\bar{a} b \bar{c}+a c d+\bar{a} b c} \\
= & \bar{b} d+a c d+\bar{a} b(\bar{c}+c) \\
= & \bar{b} d+a c d+\bar{a} b \\
= & \overline{\bar{b} d} \cdot \overline{a c d}: \bar{a} b \\
= & (b+\bar{d})(\bar{a}+\bar{c}+\bar{d})(a+\bar{b}) \\
= & (\bar{a} b+b \bar{c}+b \bar{d}+\bar{a} \bar{d}+\bar{c} \bar{d}+\bar{d})(a+b) \\
= & {[\bar{a} b+b \bar{c}+\bar{d}(b+\bar{a}+\bar{c}+1)]^{\prime}(a+\bar{b}) } \\
= & (\bar{a} b+b \bar{c}+\bar{d})(a+\bar{b})] \\
= & a b \bar{c}+a \bar{d}+\bar{b} \bar{d}
\end{aligned}
$$

Reduce using mapping the tollowing eapression and implearent
The real minimal capressien in Univessal legic

$$
F=\operatorname{sm}(0,2,4,6,7,5,10,12,13,18)
$$



$$
\begin{aligned}
& F=\overline{C D}+\bar{A} \bar{D}+\bar{B} \bar{D}+A C D+B C D \\
& =\bar{D}(\bar{H}+\bar{D}+\bar{C})+B D(H+C)
\end{aligned}
$$



いんの




NA AND NOR

| NOT | 1 | 1 |
| :--- | :--- | :--- |
| AND | 2 | 3 |
| OR | 3 | 2 |
| NOR | 4 | 1 |
| NAD | 1 | 4 |
| $X$-OR | 4 | 5 |
| $X-N O R$ | 5 | 4 |

Q, Reduce the following expression using $K$-map and implement it using NAND gate.

$$
\begin{aligned}
& \pi M(3,5,6,7,12,13,14,15)+d(2,11) \\
& \Rightarrow \operatorname{sm}(0,1,4,8,9,10)+d(2,11)
\end{aligned}
$$



$$
\begin{aligned}
& f=A \bar{B}+\bar{B} \bar{C}+\bar{A} \overline{C D} \\
& \omega \cdot K \cdot T f=\overline{\overline{A \bar{B}}+\bar{B} \bar{C}+\overline{A \bar{C} D}} \\
& f=\overline{\overline{A \bar{B}} \cdot \overline{\bar{B}} \bar{C} \cdot \overline{\bar{A} \bar{C} \bar{D}}}
\end{aligned}
$$



2
Minimize the expression using $K$-map and Graplesreat it Using NOR gate

$$
\begin{aligned}
f(A, B, C, D) & =\varepsilon_{m}(1,4,7,10,11,12,13)+\varepsilon d(5,14,15) \\
& =\pi M(0,2,3,6,8,9)+\operatorname{sd}(5,14,15)
\end{aligned}
$$



$$
\begin{aligned}
& \Rightarrow(\bar{A}+B+C)(A+B+\bar{c})(\bar{B}+\bar{c}+D)(B+c+D) \\
& f=\overline{(\bar{A}+B+C)(A+B+\bar{c})(\bar{B}+\bar{c}+D)(B+c+0)} \\
& f=\overline{(\bar{A}+B+c)+(\bar{A}+B+\bar{c})+(\bar{B}+\bar{C}+D)+(\overline{B+c+D})}
\end{aligned}
$$


$\Rightarrow$ Combinational circuits:- Digital Logic circuits
$\rightarrow$ Logic circuits for digital systems mag be combinational (or) Sequential.
$\rightarrow$ In combinational circuits, the output variables at ane instant of time are dependent only on the present input variables.
$\rightarrow$ A combinational circuit consists of input vaciaslos, logic gates and output nariasles.
$\rightarrow$ Logic gates accept signals from the input and genelate signals to lie outputs.

$\Rightarrow$ Design procedure of combinational ciresit -
The design of combinational icciets starts from the i specification of the peoslem that can be implemented in a logic ciscit diagram or a set of Boolean feretion.
(1) From the specifications of the circit, determine the required number of inputs and outputs and assign a symbol to each
(2) Derive the truth task that defines we required relationship between inputs and outputs.
(3) Obtain the boolean function and draw lie Logic diagram.
$\Rightarrow$ Integrated NAND-NOR Gates:-
NAND gate is actually a series of AND gate with NOT gate. If we connect the output of an AND gate to the ip of a NOT gate, lies combination will work as NOT-AND (or) NAND.gate. its output is 1 when any or all inputs are 0 , olterovise o/p is 1 .


Trull Taste

$$
Y=\overline{A \cdot B}
$$



NOR gate is actually a Series Of OR gate with NOT gate. If we connect the output of an OR gate to the ilp of a NIOT gate, his combination will work as NOT-OR or NOR gate. its output is 0 when any $\Leftrightarrow$ or all inputs are 1, oinerwise output is 1.


Truth Tale

$$
\begin{gathered}
Y=\overline{A+B} \\
\begin{array}{|ll|l}
\hline A & B & Y \\
\hline 0 & 0 & 1 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 0 \\
\hline
\end{array}
\end{gathered}
$$

$\Rightarrow$ Multifunction gates : The gates whee are doing mattfunction, those type of gates are called multifunction gates. Mane y functions will perform by Mere gates.

$\Rightarrow$ Design Specification plan:- The idea is to design a multifunction gate that will have sets of inputs, and one output $F$. we function $F$ will be instructed to perform four alifferent loge opccatioors. A and $B$ are the data inputs. $X$ and $y$ are control what the gate will do: $X$ and $Y$ are the operation Selection lines.
$\Rightarrow$ Design melkodology:- $A$ and $B$ tell the gate what operation to perform. If $A$ and $B$ Bottare, the gate will aet as on AND gate.

If $A=0, B=1$, the gate will operate as OR, If $A=1, B=0$ the gate will operate as NOR. If $A$ and $B$ are bout 1, we gate opecties as NAND.

$\therefore$| $A$ | $B$ | $X Y$ |
| :---: | :---: | :---: |
| 0 | 0 | $A N D$ |
| 0 | 1 | $O R$ |
| 1 | 0 | $N O R$ |
| 1 | 1 | $N A N D$ | | $X Y$ | $A N D$ | NAND |
| :---: | :---: | :---: |
| 00 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 11 | 1 | 0 |


| $X Y$ | $O R$ | $N O R$ |
| :---: | :---: | :---: |
| 00 | 0 | 1 |
| 01 | 1 | 0 |
| 10 | 1 | 0 |
| 11 | 1 | 0 |

$X$ and $Y$ depend upon what $A$ and $B$ are doing. We truck tables for AND, NAND, OR and NOR con be seen in abaygurés the cree above figures can be condensed into a lenglkep trait task as shown below figure.

Fruit Table of multi-funetion gate


Itcan easilly be seen how the trult tasle can get ralker complicoted. Karnaugl (K-map) map would be a more convenient way to represent me multi-funetrongate


$$
\operatorname{cm}(2,3,5,7,9,11,12,13
$$

By using the ores on the tasle, The function can be weitten as a exm of preduets (SOP).

To do thes yoce need $A B X Y$ to multiply out to erveal 1. Therefore, the un simplefied equection for fas.

$$
F=A \bar{x} \bar{y}+B \bar{x} \bar{y}+\bar{A} x y+B x \bar{y}
$$

$\Rightarrow$ Shematic dioegeam:-

$\Rightarrow$ Half-Adder:- A half-adder is a combinational ciseit with two bruary inpets and two bivarej outputs (sum and Carreg). It adds the two inputs $(A \& B)$ and peoduces the lum (S) and carreg (C) as a output lists.
$\Rightarrow$ Block diagram:-

$\Longrightarrow$ Trult tasle:-

- Inputs | Outpets |  |  |  |
| :---: | :---: | :---: | :---: |
| $A$ | $B$ | $S$ | $C$ |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

K-map for (S) K-mapfor(C)

| $A$ | $B$ |  |
| :--- | :--- | :--- |
| $A$ | 0 | 1 |
|  | 0 | 1 |
|  | 0 | 1 |
|  | $(1)$ | 3 |
|  |  |  |



$$
\begin{array}{ll}
S=\bar{A} B+A \bar{B} & C=A B \\
S=A \oplus B &
\end{array}
$$

$\Rightarrow$ Logic diageam:-

(or)

$\Rightarrow$ Fill Adder:- A fuel adder is a combinational cirent that adds two bit and a carry g and outpiets $a$ lem bit and Barres bit

110 face adder adds the sits $A$ and $B$ and the carrel from the previoces column called the "carse in' $\left(C_{i_{n}}\right)$ and outputs the sum hot 's' and carry sit called ( $C_{\text {out }}$ ).


Block diagram
$\Rightarrow$ Tret Taste:-


$$
\begin{aligned}
& S=\bar{A} \bar{B} C_{\text {in }}+\bar{A} B \bar{c}_{i_{n}}+A \bar{B} \bar{c}_{1 n}+A B C_{i n} \\
& =\bar{A}\left(B \oplus c_{i n}\right)+A\left(\overline{B \oplus c_{i n}}\right) \\
& =A \oplus B \oplus c_{\text {in }} \\
&
\end{aligned}
$$

$\Rightarrow$ Logic diagram:- -Using two halfadders-



$\Rightarrow$ Multi-Bit adder - mine most basic arithmetic
operation is the addition of binary digits. A combinational Cirect that performs the addition of more bits (multi) us called multi-bit adder.
$\Rightarrow$ Block Diagram:-


A circuit for adding two 4 -sit-binary numbers. To add multiple binary bits together, we must include a possible carry over from the lower order of magnitude, and send it as an input carry to the neat higher onager of magnitude sit.

* Addition of two sits is called half adder
* Addition of 3 sits is called full odder.
* By using full adders we are adding more bits.
these type of adplers are called mults-sitooders.
$\Rightarrow$ Multiplexers:- (Multiplexing means sharing)
$\rightarrow$ A multiplexer is a combinational circuit that selects binary Prformation from one to mane input lines and direct to a single output line.
$\rightarrow$ The routing of the desired data inputs to we output is controlled by select inputs (or) Selection lines.
$\rightarrow$ For $2^{n} \times 1$ muetiplener $2^{n}$ input lines,' 'output line, ' 1 ' Selection lines.
* Multiplexer us a universal Logic circuit.
* It is a parallel to serial converter.
$\rightarrow$ As it is selecting one q the input data as a output. It is also called as "Data selector"

$\Rightarrow$ Basie 2-input multiplexer:-
A 2-input multiplexer has two data inputs $D_{0} \& D_{1}$, One Selection line $S$ and one output $z$

Logic diagram
Block diagram


| Thule Taste |
| :--- |


$Z=\overline{S D_{0}}+S D_{1}$
$\rightarrow$ when $S=0$, AND gate '1' Is enasled \& AND gate ' 2 ' is disabled So $z=D_{0}$.
$\longrightarrow$ when $S=1$, AND gate ' 2 ' is enasled \& AND gate ' 1 ' is disabled So $z=D_{1}$.
$\Rightarrow$ Basic 4-input Multiplexer:-
A 4 -input multiplexer has 4 Data inputs $D 0, D_{1}, D_{2}, D_{3}$ and two date select inputs so \& $S_{1}$. The $\operatorname{logic}$ Levels applied to the $s_{0}, s$ inputs determine which AND gate is enasled, so that its data passes $\overline{h r o u s h}$ the $O R$ gate to the $o / p$.

Block diagram


| $S_{1}$ | $S_{0}$ | $工$ |
| :--- | :--- | :--- |
| 0 | 0 | $D_{0}$ |
| 0 | 1 | $D_{1}$ |
| 1 | 0 | $D_{2}$ |
| 1 | 1 | $D_{1}$ |

Logic diagram


$$
\therefore \quad Z=\bar{S}_{1} \bar{S}_{0} D_{0}+\bar{S}_{1} S_{0} D_{1}+S_{1} \bar{S}_{0} D_{2}+S_{1} S_{0} D_{3}
$$

16- Input multiplexer from. two 8-Input multiplexer:-
$\rightarrow$ To design a 16-input meltipleaer from two 8 -input multiplexer one $O R$ gate and one inverter is required then four select inputs $s_{3}, s_{2}, s_{1}, s_{0}$ will select one $q$ 16 inputs to pass 1 rough to $x$.
$\rightarrow$ The $S_{3}$ input determines which multiplexer is enasted. when $S_{2}=0$, the left multiplexer is enasted and $S_{2}$, $S_{1}$ and $S_{0}$ inputs determine which of its data inpolt will appear at its output and pass 1 rrousb the OR gate to ' $X$ '. when $s_{3}=1$ we right multiplexer is enabled and $s_{2}, s_{1} \& s_{0}$ inputs select one $q$ it re data inputs for passage to output $x$.

$\Rightarrow$ Design of a $16: 1$ max using $4: 1 \mathrm{MOX}:-$
To design a $16: 1$ mox using $4: 1$ mux, five $4_{0}^{\circ} 1$ mux is needed. four inputs are applied successively and 4 select input are required, select input $C \& D$ are applied to $s_{1} \& s_{0}$ terminals q the forcer mieltipleners. We outputs of these Dunes are connected as data inputs to the $\%$ th ex mux \& Select lines $A \& B$ are applied to $S, \& S_{0}$.

fig Logic diagram for $16: 1$ max using $4: 1$ Max .
$\Rightarrow$ Design. of $32 \times 1$ Mox using two $16 x 1$ muN $\xi$ one $2 \times 1$ MOP :-
A 3221 mox has 32 data inputs. So it requires five data Select lines. Since a $16 \times 1$ Mux has only four dato select lines, the inputs $B, C, D, E$ are connected to the data select lines q both $16 \times 1$ moxes and the most significant input A as connected to the single data line of axil mux.

$\Rightarrow$ Considering points while doing problems on multipleaers:-

* To implement any boolean function should follow the peocedure ire
(1) The fonction should be in standard Sop form
(2) Based on number of variables' $n$ 'select mieltspleners having ( $n-1$ ) no. of selection lines.
(3) Take ane two variates as a selection lines.

QQ $F=\operatorname{Em}(1,2,6,7)$

Truetit Tasle


Block Aragram


Implemented trult tasle

| $S_{0}$ | $S_{1}$ | $F$ |
| :--- | :--- | :--- |
| 0 | 0 | $\overline{2}$ |
| 0 | 1 | $\overline{2}$ |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(Q) Implementation of AND gate using MUX


Tran Tasle

| $s_{0}$ |  |  |
| :---: | :---: | :---: |
| $(A)$ | $B$ | $Y=A B$ |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |
| $y=B$ |  |  |
| $y=B$ |  |  |
|  |  |  |
|  |  |  |
|  |  |  |



Implementation trull tasle

| so | $y$ |
| :---: | :---: |
| 0 | 0 |
| 1 | $B$ |

Q. Using $4 \times 1$ MUX, Implement the Logic function $F(A, B, C)$

$$
=\varepsilon_{m}(1,3,5,6)
$$

Sol

| $\left(s_{0}\right)$ | $\left(s_{1}\right)$ |  | $F$ |
| :---: | :---: | :---: | :---: |
| $A$ | $B$ | $C$ | $F$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |$F=C=C$

Block Diagram

(A) (B)

Implementation table

| $s_{0}$ | $l_{1}$ | $Y$ |
| :--- | :--- | :--- |
| 0 | 0 | $C$ |
| 0 | 1 | $C$ |
| 1 | 0 | $C$ |
| 1 | 1 | $\frac{c}{c}$ |

(4.) Implement the function $F(a, b, c)=a b+\bar{b} c$ using $4 \times 1$ Mux. convert to its canonical form.

Block Dogear
col $a b(c+\bar{c})+\bar{b} c(a+\bar{a})$.

$$
\begin{aligned}
& a b c+a b \bar{c}+a \bar{b} c+\bar{a} \bar{b} c \\
& 11110 \quad 101 \quad 001 \\
& 7 \quad 5 \quad 1 \\
& F(a, b, c)=
\end{aligned}
$$

$\Rightarrow$ Implementation Taste:-

(A) (B)

| $s_{0}$ | $s_{1}$ | $y$ |
| :--- | :--- | :--- |
| 0 | 0 | $c$ |
| 0 | 1 | 0 |
| 1 | 0 | $c$ |
| 1 | 1 | 1 |

$\Rightarrow$ Demultiplexer:- (Data Distributor)
A Demiltiplener performs the reverse Operation of multiplexer. It takes a single input and distributes it OVer several output. So, Demultiplener can be called as "data distributor". Since it transmits same data to different destinations, a demultiplener is 1 to N device.


Sleet Input
$\Rightarrow(1 \times 2) 1$ to 2 Demultipleaer :-
The input data line goes to all of the AND gates. The select line enaste only one gate at a time, and the data appearing on the input will pass through the selected gate to the associated octpect line.


Block diagram

| $s$ | 0 |
| :--- | :--- |
| 0 | $0_{0}$ |
| 1 | 0, |

True Task

$\Longrightarrow 1$ Line to A-Line Demutiplever:-
Truit Tasle
Block diogeam

$$
\left.\xrightarrow{D} \begin{array}{|c}
1: 4 \\
\operatorname{Demux} \\
\end{array}\right] 0_{0_{1}} 0_{1}
$$

| $S_{1}$ | $l_{0}$ | $O_{2}$ | $0_{2}$ | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | $D_{1}$ | 0 | 0 | 0 |

so $s_{1}$

$\Rightarrow 1$ Line to 8 Line Demultiplener:-1

| $s_{2}$ | $s_{1}$ | $s_{0}$ | $0_{7}$ | 0 | 0 | 5 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


$\Rightarrow$ Design and Implementation of $1 \times 16$ Denuclitplener Using $1 \times 8$ Demultiplemer:-

$\Longrightarrow$ Trueth Tasle:-

| $s_{0}$ | $s_{1}$ | $S_{2}$ | $s_{3}$ | $0_{0}$ | 0 | 0 | $0_{2}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 9 | 0 | 10 | 11 | 12 | 13 | 14 |
| 1 | 15 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | $D$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $D$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $D$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $D$ | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $D$ | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $D$ | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

$\Rightarrow$ Design of $1: 32$ demux $088 n$ two $1: 16$ Demox :-

$\Longrightarrow$ Decoder:- A Decoder is a logic device that converts on D-Lit binary input code into $2^{n}$ output lines sued that only one Output line is cetivated for each one of the possisle combinations of inputs.
$\rightarrow$ Each of $N$ inputs, these are $2^{N}$ possible input combinations. (or) codes. For each of these input combinations only one of $2^{N}$ Output lines will be cetive high, all other outputs will remain inceetive.
$\rightarrow$ Some decoders are designed to produce active low op, while all we other outputs remains high.

$N \times 2^{N}$ Decoder

* $n=3 \Longrightarrow 3 \times 2^{3} \Rightarrow 3 \times 8$ Decoder
* $n=2 \Rightarrow 2 \times 2^{2} \Rightarrow 2 \times 4$ Decoder
(Q) Design and Implementation of 2 to 4 Decoder with ceetive high Output (Or) Using AND gates.

Sol

Trull Task e

| En | $A$ | $B$ | $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $x$ | $X$ | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |


(2) Design \& Implementation of 2
Qutput(or) Using NAND gates.

Block Diagram


| $E_{n}$ | $A$ | $B$ | $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $x$ | $x$ | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 |

$\Rightarrow$ Logic Diagram:-
Note (1)
$\rightarrow$ Wis decoder consists of ' 2 'input
 lines $A \& B$ and 4 outports $D_{0} D_{1} D_{2} D_{3}$.
As it uses all AND gates we Outputs are Active high.

Note (2)
For active Low outputs
NAND gates are used.
$\Rightarrow 3 \times 8$ Decoder $0^{\circ}$
A 3 to 8 Decoder has 3 inputs and 8
Outputs. It uses CII AND gates, therefore the outputs are oetice high. For active low outputs, NAND gates are used. It can be called a line to 8 line decoder because has three input lines and eight output lines. It can also be called as a binary to Oral Decoder.


Trull Table
(Q1) Design \& Implement 4 to 16 line Decoder Geom two 3 to 8 line Decoders.

Sol
Block diagram


True Taste


Sequential. Cerseits- I
$\rightarrow$ In Sequential logic circuits, the output is a function of the present inputs as well as the past inputs and outputs.
$\longrightarrow$ It consists of combinational cirecits and memory elements. the past values is provided by feedback from the output back to the input.

Examples of Sequential circuits are

* Counters
* Sequence gencectors
* Shift registers
* Serial adders
$\Longrightarrow$ Block diagram:-

$\rightarrow$ Sequential circuit includes memory element to store the part data. The information stored in the memory element at ane given time defines the present state of the sequential circuits.

Combinational cirueit Sequential cirreet
(1) In combinational cisuite, the output variables at any instant of time are dependent onleg on the present ils variables.
(2) Memory unit is not required in combinational circuits.
(3) combinational circecte are faster because the delay b/w Wee $1 / p$ and $O / p$ is due to propagation delay of gates only.
(4) It is easy to design
(5) the combinational logic circuits are independent of the clock.
(6) the combinational dight circuit don't require any feedback.
(1) In sequential circuits, the output variables at ane instant of time are dependent not only on the present isp variasles, but also on the present state, i.e on pest values of the circuit.
(2) Memory unit is required to store the past values of the $i / p$ variables in sequential circuits.
(3) Sequential circuits are slower than combinational circuits.
(4) It is harder to clesign.
(5) the maximum sequential logic circuits are uses a clock for triggering the flip-flop operation.
(6) The sequential digital Logic circuits utilize me feed backs from outputs to inputs.
(7) It's behaviour is described by the set of near state fun's and the set of op functions.
(8) Block diagram:-
(8) Block diagram:-


Q comparision between Synchronous and Asynchronous Sequential Circuits:-

Synchronous Sequential
Circeeite

Asynchronous Sequential
circuits
(1) In synchronous cixuits, memory (1) In Asynchronous circuits, elements are clocked Flip-Hop's memory elements are eilhes ( $F F^{\prime} s$ ). unclocked Flip-Flops (or) time delay elements.
(2) In this, the change in ip signals can effect memory elements
(2) In this, change in i/p signals can fleet memory elements at arg instant of time.
(3) The maximum operating speed
(3) Because of the cebsence of of the clock depends on time delays involved
4) Whey are easier to design the clock, asyndronous circuits can operate foster them synchronous circuits.
(4) These are nose difficult to design.
$\Rightarrow$ Latch:- We term 'Lated' is used for certain flip flops. Itrefers to non-clocked flip-flops.
$\rightarrow$ Latch is a Sequential device that checks all its insets continuously and changes its outputs accordingly at anytime independent of clock signal.
$\rightarrow$ Gated latches (or) Clocked fir flops are latches which respond to the inputs and Latch onto a "ן (or) 'o' only when thees are enabled, when the enable signal (er) gating signal is hight.
$\rightarrow$ In me absence of Enable (er) gating signal the latch doesnot respond to the changes in its inputs (here the gating signal array be a clock pulse).
$\rightarrow$ Latch mag be an 'Active high' input lated (or) an cetive low input latch.
$\rightarrow$ In Active Latch (High) constricted with NOR gates. In Active lated (low) constructed wiI NAND gates.
$\Rightarrow$ Fip-Flops: The most important memory element is the flip-flop, which is mode up of an assembly of logic gates.
$\rightarrow$ These are sevecal different gate arrangements that are used to construct flip-flops in a wide variety of ways.
$\rightarrow$ Fab type of flip-flop has special features (or) Characteristics necessary for particular applications.
$\rightarrow$ Hip-Hops are the basic building blocks of sequential circits. Actually flip-flop is an one bit memory device itean store either ' 1 ' (or) ' $O$ '.
$\Longrightarrow$ General flip flop Symbol:-

$\rightarrow$ The flip-flop can have one (or) more inputs, the ilp signals which command the flip-flop to change state are called excitations.
$\rightarrow$ We applications of flip-flops are serves as a storage device It stores a 'I' when its output ' $Q$ ' is $A$ ' $I$ ' and it stores a ' $O$ ' its output $Q$ is ' $O$ '. These are mainly used in Registers and concenters.

Q Difference between Latches \& ftipflops:-
Latch
Flip Flop
(1) A Latch is an electronic sequential logic circuit used to store information in an assnchromous arrangement.
(2) One Latch can store one bit information, but output state changes only in response to data input.
(3) Latch is an asynchronous device and it has no clock input.
(4) Latch holds a bit value and remains constant until new inputs force it to change.
(5) Latches are Level sensitive and the op level is high. Therefore as long as wee level es logic level 1 theolp can change if the lp
(1) A Flip flop is an electronic. Sequential logic circuit used to store information. In an synchronous arrangement
(2) One fip-flop can store one bit data, but output state changes witt clock pulse only.
(3) Hip Flop has clock input and: its output is synchronised with clock pulse.
(4) Alp Hops holds a bit value and it remains constant until clock pulse is received.
(5) Flip Hops are edge sensitive they can store the il only when there is cither a rising (or) falling edge of clock.
$\Rightarrow$ SR Latch with NAND Gates/Active-Low latch:-

Cirecit diagram:-


Case $1,:-$

$$
S=0, R=0
$$



When $S=0, R=0$ the outputs are $Q_{n}=1 \& \overline{Q_{n}}=1 \cdot$, 0 , hes is Invalid state / Indetermined.

Case ii,:-
when $S=0, R=1$


Tret Taste

| $S$ | $R$ | $Q_{n}$ | $\bar{Q}_{n}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | Invalid state |  |
| 0 | 1 | 1 | 0 (set) |
| 1 | 0 | 0 | 1 (Reset) |
| 1 | 1 | No change |  |

Case.ili :- $S=1, R=0$

$\therefore$ When $s=1, R=0$ Me outputs
are $Q_{n}=0 ; \overline{Q_{n}}=1$

Casein:-

$$
S=1 ; R=1
$$

$\therefore$ When $S=1 \& R=1$ the outputs
 are $Q_{n}=0$ is same as previous state. So, we $0 / p$ is nochornge state.
$\Rightarrow$ SR Latch with Nor Gates/ Active high Latch:-
$\Longrightarrow$ Cirwit diagram:-
Tret Taste


| $S$ | $R$ | $Q_{n}$ | $\overline{Q_{n}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | No change |  |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | Invalid |  |

Note:- The above focer.cases case, $i v$, ii, lii, \& $i v$, also present in thee $\Rightarrow$ Wee procedure is same here also. Once we do.sarie op gates.
$\Rightarrow$ the procedure is same here also. Once we do.sare operation we get above trait table.
$\rightarrow$ Flip-Flops:-
It is a mamory element, made up of an assmbly of logic gates. Hip Flop also known more formally as bistasle nucetivibector. $H i p$ Flop is a one nit miemory element.
$\rightarrow$ Flip-Flops are classified into 4 tgpes
(1) SR Hip-Flop
(3) JK Flip Flop
(2) D Fip-Flop
(4) T Elip-Flop.
$\rightarrow$ Clocked SR Fip Hop:-
$\rightarrow$ Block diogram of SR Elip-Hop:-

(a) Cicuit diagram

(b) Block drogeam
(c) Trum tasle

| $C I K$ | $S$ | $R$ | $Q_{D}$ | $\overline{Q_{D}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | No charge |  |
| 1 | 0 | 1 | 0 | 1 (Reet) |
| 1 | 1 | 0 | 1 | 0 (fet) |
| 1 | 1 | 1 | invelid state |  |

(d)

Characteristic Tasle:-
From truit tasle find chareeteristic tasle.

| $C K$ | $S$ | $R$ | $Q_{n}$ | $Q_{n+1}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | $x$ |
|  | 1 | 1 | $x$ |  |

(e) Chalocteristic equalion

(f) Excetation task:-

| $Q_{n}$ | $Q_{n+1}$ | $S$ | $R$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $x$ |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | $x$ | 0 |

(g) State diogram

(2) 01 $\qquad$
(b) 10 $\longrightarrow$
(4) 11

$$
11 \rightarrow \frac{0}{10} 1
$$



* On $S R$ Fip Flop $\Omega=1 \& R=1$ then thes state is inctetermind state. Wis drawback is avoided in JK Flip Hlop.
$\Longrightarrow$ D-Flip-Flop:- (Delay Slip flop)
(a) circuit diagram:-
(b) Block diagram

(c) Train Task:-

| $C I K$ | $D$ | $Q_{n}$ | $\overline{Q_{n}}$ |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

(d) Characteristic Taste:It is used to find the neat state

| $D$ | $Q_{n}$ | $Q_{n+1}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

(7) Encetation Table

| $Q_{n}$ | $Q_{n+1}$ | $D$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

$\rightarrow$ D Flip -Hop is also called. as Delay (or) Data Flip Hop. It is used to find delay b/w the set and Reset.
(0) Characteristic equation

(7) State diagram:-

$\Rightarrow$ T- Flip Flop:-

(a) Logic diogram
(c) Truct Tasle

(d) Charaeteristic Task

| CIK | $T$ | $Q_{n}$ | $Q_{n+1}$ |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

(C) Charceterts tic equation


$$
Q_{D+1}=T \bar{Q}_{D}+\bar{T} Q_{D}
$$

COUNTERS:-
$\rightarrow$ A digital counter is a set of flip-flop (FFs) whose state change in response to pulses applied at the input to the counter.
$\rightarrow$ A counter is used to count pulses.
$\rightarrow$ A counter can also be used as a frequency divider to obtain wave forms with frequencies that are specific fractions of the clock frequency.
$\rightarrow$ They are also used to perform the timing function as in digital watches, to create delays, to Produce non-sequential binary counts, to generate pulse trains, and to act as frequency counters.
$\rightarrow$ counters are classified into
(i) Asynchronous counters
(ii) Synchronous counters.
$\rightarrow$ Asynchronous counters also called as ripple counters (or) series counters.
comparison of synchronous and Asynchronous counters

Asynchronous counters

1. In this type of counter IFs are connected in such a way that the output of first FF drives the clock for the second FF , the output of the second to the clock of the third and so on.
2. All the IFs are not clocked simultaneously
3. Design and implementation is very simple even for more number of states
4. Main drawback of these counters is their low speed as the clock is propogated through a number of FFS before it reaches the last ifs
synchronous counters
5. In this type of counter the is no connection between the output of first FF and clock input of next FF and so on.
6. All the FF s are clocked simultaneously.
7. Design and implementation becomes tedious and complex as the number of states increases
8. Since clock is applied to all the FFs simultaneously the total propogation delay is equal to the propogation delay of only one fF. Hence they are faster.

Asynchronous Counters:-
$\rightarrow$ T0 design an asynchronous counter, first write the counting sequence, then tabulate the values of reset signal $R$ for various states of the counter and obtain the minimal Expression for $R$ or $\frac{1}{R}$ using $k$-map or any other method.
$\rightarrow$ Provide a teed back such that $R$ or $\bar{R}$ resets all the. Ifs after the desired count.

Design of a mod-6 asynchronous counter using TfFS
A mod-6 counter has six stable states 000,001, 010, 011, 100, and 101. When the sixth clock pulse is applied, the counter temporarily goes to 110 state, but immediately resets to .000 because of the feed back provided.
$\rightarrow$ Here were using 3FFs for designing, three - FFs can have eight possible states, cut of which only six utilized and the remaining two states 110 and 111 are invalid.
$\rightarrow$ For the design, write a truth table with the present slate outputs $Q_{3}, Q_{2}$ and $Q_{1}$ as the variables, and reset $R$ as the output and Obtain an Expression for $R$ interms of $Q_{3}, Q_{2}$ and $Q_{1}$. For active-low rest $\bar{R}$ is used.


Logic diagram.

$\rightarrow$ Design of mod-10 asynchronous counter using TifFs:-
$\rightarrow$ A mod-10 counter is a decade counter. It is also called a BCD counter or a divide-by-10 counter. It requires 4 FFS .
$\rightarrow$ This counter has ten stable states 0000 1. Through, 1001 , i.e it counts from 0 to 9 .
$\rightarrow$ The initial state is 0000 and after nine deck pulses it goes to 1001 . When the tenth clock pulse is applied, the counter goes to state 1010 temporarily, but; because of the feedback provided, it resets to initial state 0000 .
$\rightarrow$ so, there will be a glitch in the waveform of $Q_{2}$. The state 1010 is a temporary state for which the reset signal $R=1, R=0$ for 0000 to 1001, and $R=x$ (don't care) for 1011 to 1111 .

Shift Register counters:-
$\rightarrow$ one of the applications of shift registers is that they can be arranged to form several types of counters.
$\rightarrow$ shift register counters are obtained from serial-in, serial-out shift registers by providing feedback from the output of the last FF to the input of the first -FF.
: These devices. are called counters because they Exhibit a specified. sequence of states.
$\rightarrow$ The mostly used, shift register, counter is the: ring counter, as well as the twisted ring. counter.
Ring counter:-
$\rightarrow$ This is the simplest shift register counter. the basic ring counter using DFF's isshown below fig (a). The realization of this counter using J-KFFS is shown in fig (b).
$\rightarrow$ The FFs are arranged as in a normal shift register, i.e the $Q$ output of each stage is connected to the $D$ input of the next stage, but the $Q$ output of the last fF is connected back to the $D$ input of the first FF such that the array of FFs is arranged in a ring and therfore, the name ring counter.

fig (0):- Logic diagram of 4-bit ring counter using Dflip-flop

fig(b): using Jhffs.
$\rightarrow$ In most instances, only a single 1 is in the register and is made to circulate around the registers as long as clock pulses are applied.
$\rightarrow$ Initially, the first FF is preset to a 1. so, the initial state is 1000 , ie $Q_{1}=1, Q_{2}=0$, $Q_{3}=0^{\circ}$ and $Q_{4}=0$. After each clock pulse, the

- contents of the register are shifted to the right by one bit and $Q_{4}$ is shifted back to $Q_{1}$.
$\rightarrow$ The sequence repeats after four clock pulses. The number of distinct states in the ring counter, ie the mod of the ring counter is equal to the number of ifs used in the counter.
$\rightarrow$ An n-bit ring counter can count only $n$ bits, where as $n$-bit ripple counter can count $2^{n}$ states bits.
$\rightarrow$ It is Entirely a synchronous operation and requires no gates Exterahal to FFS , it has the farther advantage of being very fast.

fig:- State diagram.

| $Q_{1}$ | $Q_{2}$ | $Q_{3}$ | $Q_{4}$ | After <br> clock pulse |
| :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 1 | 3 |
| 1 | 0 | 0 | 0 | 4 |
| 0 | 1 | 0 | 0 | 5 |
| 0 | 0 | 1 | 0 | 6 |
| 0 | 0 | 0 | 1 | 7 |



Timing diagram of a 4-bit ring counter

Computer Arithmetic.
Introduction:
$\rightarrow$ Arithmetic instructions in digital computers manipulate data to produce results necessary for the solution of computational problems.
$\rightarrow$ These instructions perform arithmetic calculations and are responsible for the bulk of activity involved in processing data in a computer.
The four basic arithmetic operations are addition, subtraction, multiplication and division. From these four bulk operations, it is possible to formulate other arithmetic functions and solve scientific problems by means of numerical analysis methods.
$\rightarrow$ An arithmetic processor is the part of a processor unit that executes arithmetic operations. The data type assumed to reside in processor registers during the execution of an arithmetic instruction is specified in the definition of the instruction. Ain arithmetic instruction may specify binary or decimal data, and in each case the data may be in fixed-point or floating-point form.
$\rightarrow$ We must be thoroughly familiar with the sequence of steps to be followed in order to carry out the operation and achieve a correct result. The solution to any problem that is stated by a finite number of well-defined procedural steps is called an algorithm.
$\rightarrow$ Usually, an algorithm will contain a number of procedural steps which are dependent on results of previous steps. A convenient method for presenting algorithms is a flowchart.

## Addition and Subtraction:

$\rightarrow$ As we have discussed, there are three ways of representing negative fixed-point binary
numbers: signed-magnitude, signed-1's complement, or signed-2's complement. Most computers use the signed-2's complement representation when performing arithmetic operations with integers.
i. Addition and Subtraction with Signed-Magnitude Data.

When the signed numbers are added or subtracted, we find that there are eight different conditions to consider, depending on the sign of the numbers and the operation performed. These conditions are listed in the first column of Table shown below.

|  |  | Subtract Magnitudes |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Operation | Add <br> Magnitudes | When $A>B$ | When $A<B$ | When $A=B$ |
| $(+A)+(+B)$ | $+(A+B)$ |  |  |  |
| $(+A)+(-B)$ |  | $+(A-B)$ | $-(B-A)$ | $+(A-B)$ |
| $(-A)+(+B)$ |  | $-(A-B)$ | $+(B-A)$ | $+(A-B)$ |
| $(-A)+(-B)$ | $-(A+B)$ |  |  |  |
| $(+A)-(+B)$ |  | $+(A-B)$ | $-(B-A)$ | $+(A-B)$ |
| $(+A)-(-B)$ | $+(A+B)$ |  |  |  |
| $(-A)-(+B)$ | $-(A+B)$ | $-(A-B)$ | $+(B-A)$ | $+(A-B)$ |
| $(-A)-(-B)$ |  |  |  |  |

Algorithm: (Addition with Signed-Magnitude Data)
i. When the signs of $A$ and $B$ are identical, add the two magnitudes and attach the sign of $A$ to the result.
ii. When the signs of $A$ and $B$ are different, compare the magnitudes and subtract the smaller number from the larger. Choose the sign of the result to be the same as $A$ if $A>B$ or the complement of the sign of $A$ if $A<B$.
iii. If the two magnitudes are equal, subtract $B$ from $A$ and make the sign of the result positive.

## Algorithm: (Subtraction with Signed-Magnitude Data)

i. When the signs of $A$ and $B$ are different, add the two magnitudes and attach the sign of $A$ to the result.
ii. When the signs of $A$ and $B$ are identical, compare the magnitudes and subtract the smaller number from the larger. Choose the sign of the result to be the same as $A$ if $A>B$ or the complement of the sign of $A$ if $A<B$.
iii. If the two magnitudes are equal, subtract $B$ from $A$ and make the sign of the result positive.

The two algorithms are similar except for the sign comparison. The procedure to be followed for identical signs in the addition algorithm is the same as for different signs in the subtraction algorithm, and vice versa.

Hardware Implementation.
To implement the two arithmetic operations with hardware, it is first necessary that the two numbers be stored in registers.
i. Let $A$ and $B$ be two registers that hold the magnitudes of the numbers, and $A_{S}$ and Bs be two flip-flops that hold the corresponding signs.
ii. The result of the operation may be transferred to a third register: however, a saving is achieved if the result is transferred into $A$ and As. Thus A and Astogether form an accumulator register.
Consider now the hardware implementation of the algorithms above.

- First, a parallel-adder is needed to perform the microoperation $A+B$.
- Second, a comparator circuit is needed to establish if $A>B, A=B$, or $A$ < B.
- Third, two parallel-subtractor circuits are needed to perform the microoperations $A-B$ and $B-A$. The sign relationship can be determined from an exclusive-OR gate with $A_{s}$ and $B_{s}$ as inputs.

The below figure shows a block diagram of the hardware for implementing the addition and subtraction operations. It consists of registers $A$ and $B$ and sign flip-flops $A_{s}$ and $B_{s}$.

- Subtraction is done by adding $A$ to the $2^{\prime} s$ complement of $B$. The output carry is transferred to flip-flop $E$, where it can be checked to determine the relative magnitudes of the two numbers.
- The add-overflow flip-flop AVF holds the overflow bit when A and B are added.

Figure (i): Hardware for addition and subtraction with Signed-Magnitude Data


The complementer provides an output of $B$ or the complement of $B$ depending on the state of the mode control $M$.

* When $M=O$, the output of $B$ is transferred to the adder, the input carry is $O$, and the output of the adder is equal to the sum $A+B$.
* When $M=1$, the $U$ 's complement of $B$ is applied to the adder, the input carry is 1 , and output
$S=A+\bar{B}+1$. This is equal to $A$ plus the $2^{\prime} s$ complement of $B$, which isequivalent to the subtraction $A$ $B$.


## Hardware Algorithm



Figure (j): Flowchart for add and subtract operations

## ii. Addition and Subtraction with Signed-2's Complement Data

$>$ The register configuration for the hardware implementation is shown in the below Figure(a). We name the $A$ register $A C$ (accumulator) and the $B$ register $B R$. The leftmost bit in $A C$ and $B R$ represent the sign bits of the numbers. The two sign bits are added or subtracted together with the other bits in the complementer and parallel adder. The overflow flip-flop $V$ is set to 1 if there is an overflow. The output carry in this case is discarded.
$>$ The algorithm for adding and subtracting two binary numbers in signed-2' s complement representation is shown in the flowchart of Figure(b). The sum is obtained by adding the contents of $A C$ and

BR (including their sign bits). The overflow bit $V$ is set to 1 if the exclusive-OR of the last two carries is 1 , and it is cleared to 0 otherwise. The subtraction operation is accomplished by adding the content of AC to the 2's complement of $B R$.
$\rightarrow$ Comparing this algorithm with its signed-magnitude counterpart, we note that it is much simpler to add and subtract numbers if negative numbers are maintained in signed-2' s complement representation.


Figure(a): Hardware for addition \& subtraction of 2's complement numbers

## Multiplication Algorithms.

Multiplication of two fixed-point binary numbers in signed-magnitude representation is done with
paper and pencil by a process of successive shift and adds operations. This process is bestillustrated with a numerical example.


The process of multiplication.

- It consists of looking at successive bits of the multiplier, least significant bit first.
- If the multiplier bit is a 1, the multiplicand is copied down, otherwise, zeros are copied down.
- The numbers copied down in successive lines are shifted one position to the left from the previous number.
- Finally, the numbers are added and their sum forms the product.

The sign of the product is determined from the signs of the multiplicand and multiplier. If they arealike, the sign of the product is positive. If
they are unlike, the sign of the product is negative.

## Hardware Implementation for Signed-Magnitude Data

$\square$ The registers $A, B$ and other equipment are shown in Figure (a). The multiplier is stored in the $Q$ register and its sign in $Q \%$. The sequence counter SC is initially set to a number equal to the number of bits in the multiplier. The counter is decremented by 1 after forming each partial product. When the content of the counter reaches zero, the product is formed and the process stops.


Figure(k): Hardware for multiply operation.
Initially, the multiplicand is in register $B$ and the multiplier in $Q$, Their corresponding signs are in $B y$ and $Q s$, respectively
$\square$ The sum of $A$ and $B$ forms a partial product which is transferred to the EA register.
B Both partial product and multiplier are shifted to the right. This shift will be denoted by the statement shr EAQ to designate the right shift.
The least significant bit of $A$ is shifted into the most significant position of $Q$, the bit from $E$ is shifted into the most significant position of $A$, and $O$ is shifted into $E$. After the shift, one bit of the partial product is shifted into $Q$, pushing the multiplier bits one position to the right.
In this manner, the rightmost flip-flop in register $Q$, designated by $Q_{n}$, will hold the bit of the multiplier, which must be inspected next.

Hardware Algorithm:
Initially, the multiplicand is in $B$ and the multiplier in $Q$. Their corresponding signs are in $B s$ and $Q s$, respectively. The signs are compared, and both $A$ and $Q$ are set to correspond to the sign of the product since a double-length product will be stored in registers $A$ and Q. Registers $A$ and $E$ are cleared and the sequence counter $S C$ is set to $a$ number equal to the number of bits of the multiplier.
DAfter the initialization, the low-order bit of the multiplier in Qu is tested.
i. If it is 1, the multiplicand in $B$ is added to the present partial product in A.
ii. If it is $O$, nothing is done. Register $E A Q$ is then shifted once to the right to form the new partial product.
IThe sequence counter is decremented by 1 and its new value checked. If it is not equal to zero, the process is repeated and a new partial product is formed. The process stops when $S C=0$.

IThe final product is available in both $A$ and $Q$, with $A$ holding the most significant bits and $Q$ holding the least significant bits.
A flowchart of the hardware multiply algorithm is shown in the below figure ( $l$ ).


Figure(l): Flowchart for multiply operation.

| Multiplicand $B=10111$ | $E$ | $A$ | $Q$ | $S C$ |
| :--- | :---: | :---: | :---: | :---: |
| Multiplier in $Q$ | 0 | 00000 | 10011 | 101 |
| $Q_{n}=1 ;$ add $B$ |  | $\underline{10111}$ |  |  |
| First partial product | 0 | 10111 |  |  |
| Shift right $E A Q$ |  | 01011 | 11001 | 100 |
| $Q_{n}=1 ;$ add $B$ | 1 | $\underline{00011}$ |  |  |
| Second partial product | 0 | 10001 | 01100 | 011 |
| Shift right $E A Q$ | 0 | 01000 | 10110 | 010 |
| $Q_{n}=0 ;$ shift right $E A Q$ | 0 | 00100 | 01011 | 001 |
| $Q_{n}=0 ;$ shift right $E A Q$ |  | $\underline{10111}$ |  |  |
| $Q_{n}=1 ;$ add $B$ | 0 | 11011 | 10101 | 000 |
| Fifth partial product | 0 | 01101 | 10101 |  |
| Shift right $E A Q$ |  |  |  |  |
| Final product in $A Q=0110110101$ |  |  |  |  |

Figure (m): Numerical Example of multiplication Booth Multiplication Algorithm: (multiplication of 2's complement data): Booth algorithm gives a procedure for multiplying binary integers in signed-2's complement representation.
पBooth algorithm requires examination of the multiplier bits and shifting of the partial product. Prior to the shifting, the multiplicand may be added to the partial product, subtracted from the partial product, or left unchanged according to the following rules:

1. The multiplicand is subtracted from the partial product upon encountering the first leastsignificant 1 in a string of I's in the multiplier.
2. The multiplicand is added to the partial product upon encountering the first $O$ (provided that there was a previous 1) in a string of $O^{\prime} s$ in the multiplier.
3. The partial product does not change when the multiplier bit is identical to the previousmultiplier bit.

## Hardware implementation of Booth algorithm Multiplication.



Figure (n): Hardware for Booth Algorithm
The hardware implementation of Booth algorithm requires the register configuration shown in figure ( $n$ ). This is similar addition and subtraction hardware except that the sign bits are not separated from the rest of the registers. To show this difference, we rename registers $A, B$, and $Q$, as $A C, B R$, and $Q R$, respectively. $Q_{n}$ designates the least significant bit of the multiplier in register

QR. An extra flip-flop $Q_{n+1}$, is appended to $Q R$ to facilitate a double bit inspection of the multiplier. The flowchart for Booth algorithm is shown in Figure ( 0 ).
Hardware Algorithm for Booth Multiplication:
IAC and the appended bit $Q_{n+1}$ are initially cleared to 0 and the sequence counter SC is set to a number $n$ equal to the number of bits in the multiplier. The two bits of the multiplier in $Q_{n}$ and $Q_{n+1}$ are inspected.
i. If the two bits are equal to 10, it means that the first 1 in a string of I's has been encountered. This requires a subtraction of the multiplicand from the partial product in AC.
ii. If the two bits are equal to O1, it means that the first 0 in a string of $O^{\prime}$ 's has been encountered. This requires the addition of the multiplicand to the partial product in AC.
iii. When the two bits are equal, the partial product does not change.
iv. The next step is to shift right the partial product and the multiplier (including bit $Q_{n+1}$ ). This is an arithmetic shift right (ashr) operation which shifts $A C$ and $Q R$ to the right and leaves the

sign bit in AC unchanged. The sequence counter is decremented and the computational loop is repeated $n$ times.

Figure ( 0 ): Booth Algorithm for multiplication of 2's complement numbers

Example: multiplication of $(-9) x(-13)=+117$ is shown below. Note that the multiplier in $Q R$ is negative and that the multiplicand in $B R$ is also negative. The 10-bit product appears in $A C$ and $Q R$ and is positive.

| $Q_{n} Q_{n+1}$ | $\begin{aligned} & \frac{B R}{B R}+10111 \\ & \hline 1=01001 \end{aligned}$ | $A C$ | $Q R$ | $Q_{n+1}$ | SC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | Initial | 00000 | 10011 | 0 | 101 |
|  | Subtract BR | 01001 |  |  |  |
|  |  | 01001 |  |  |  |
|  | ashr | 00100 | 11001 | 1 | 100 |
| 11 | ashr | 00010 | 01100 | 1 | 011 |
|  | Add BR | 10111 |  |  |  |
|  |  | 11001 |  |  |  |
|  | ashr | 11100 | 10110 | 0 | 010 |
| 00 | ashr | 11110 | 01011 | 0 | 001 |
|  | Subtract BR | 01001 |  |  |  |
|  |  | 00111 |  |  |  |
|  | ashr | 00011 | 10101 | 1 | 000 |

Figure (p): Example of Multiplication with Booth Algorithm.

## Division Algorithms:

$\rightarrow$ Division of two fixed-point binary numbers in signed-magnitude representation is done with paper and pencil by a process of successive compare, shift, and subtract operations.

The division process is illustrated by a numerical example in the below figure (q).

- The divisor $B$ consists of five bits and the dividend $A$ consists of ten bits. The five most significant bits of the dividend are compared with the divisor. Since the 5-bit number is smaller than $B$, we try again by taking the sixth most significant bits of $A$ and compare
this number with B. The 6 -bit number is greater than B, so we place a 1 for the quotient bit. The divisor is then shifted once to the right and subtracted from the dividend.

The difference is called a partial remainder because the division could have stopped here to obtain a quotient of 1 and a remainder equal to the partial remainder. The process is continued by comparing a partial remainder with the divisor.

- If the partial remainder is greater than or equal to the divisor, the quotient bit is equal to 1 . The divisor is then shifted right and subtracted from the partial remainder.
- If the partial remainder is smaller than the divisor, the quotient bit is $O$ and no subtraction is needed. The divisor is shifted once to the right in any case. Note that the result gives both a quotient and a remainder.

Divisor:
$B=10001$


Figure (q): Example of Binary Division

## Hardware Implementation for Signed-Magnitude Data.

The hardware for implementing the division operation is identical to that required for multiplication.
$\checkmark$ The divisor is stored in the $B$ register and the double-length dividend is stored in registery $A$ and $Q$. The dividend is shifted to the left and the divisor is subtracted by adding its $2^{\prime} s$ complement value. The information about the relative magnitude is available in $E$.
$\checkmark$ If $E=1$, it signifies that $A \geq B$. A quotient bit 1 is inserted into $Q$, and the partial remainder is shifted to the left to repeat the process.
$\checkmark$ If $E=0$, it signifies that $A<B$ so the quotient in $Q n$ remains a $O$. The value of $B$ is then added to restore the partial remainder in A to its previous value. The partial remainder is shifted to the left and the process is repeated again until all five quotient bits are formed.
$\checkmark$ Note that while the partial remainder is shifted left, the quotient bity are shifted also and after five shifts, the quotient is in $Q$ and the final remainder is in $A$.

The sign of the quotient is determined from the signs of the dividend and the divisor. If the two signs are alike, the sign of the quotient is plus. If they are unalike, the sign is minus. The sign of the remainder is the same as the sign of the dividend.

## Divide Overflow

- The division operation may result in a quotient with an overflow. This is not a problem when working with paper and pencil but is critical when the operation is implemented with hardware. This is because the length of registers is finite and will not hold a number that exceeds the standard length.
- To see this, consider a system that has 5-bit registers. We use one register to hold the divisor and two registers to hold the dividend. From the example shown in the above, we note that the quotient will consist of six bits if the five most significant bits of the dividend constitute a number greater than the divisor. The quotient is to be stored in a standard 5-bitregister, so the overflow bit will require one more flip-flop for storing the sixth bit.
- This divide-overflow condition must be avoided in normal computer operations becausethe entire quotient will be too long for transfer into a memory unit that has words of standard length, that is, the same as the length of registers.
- This condition detection must be included in either the hardware or the software of the computer, or in a combination of the two.

When the dividend is twice as long as the divisor,
i. A divide-overflow condition occurs if the high-order half bits of the dividend constitute a number greater than or equal to the divisor.
ii. A division by zero must be avoided. This occurs because any dividend will be greater than or equal to a divisor which is equal to zero. Overflow condition is usually detected when a special flip-flop is set. We will call it a divide-overflow flip-flop and label it DVF.
Hardware Algorithm:

1. The dividend is in $A$ and $Q$ and the divisor in $B$. The sign of the result is transferred into $Q y$ to be part of the quotient. $A$ constant is set into the sequence counter SC to specify the number of bits in the quotient.
2. A divide-overflow condition is tested by subtracting the divisor in $B$ from half of the bits of the dividend stored in $A$. If $A \geq B$, the divide-overflow flip-flop $D V F$ is set and the operation is terminated prematurely. If $A<B$, no divide overflow occurs so the value of the dividend is restored by adding $B$ to $A$.
3. The division of the magnitudes starts by shifting the dividend in $A Q$ to the left with the high-order bit shifted into $E$. If the bit shifted into $E$ is 1 , we know that $E A>B$ because $E A$ consists of a 1 followed by $n-1$ bits while $B$ consists of only $n-1$ bits. In this case, $B$ must be subtracted from EA and 1 inserted into Qu for the quotient bit.
4. If the shift-left operation inserts a $O$ into $E$, the divisor is subtracted by adding its 2's complement value and the carry is transferred into $E$. If $E=1$, it signifies that $A \geq B$; therefore, $Q n$ is set to 1 . If $E=0$, it signifies that $A<B$ and the original number is
restored by adding $B$ to $A$. In the latter case we leave a $O$ in $Q n$.
This process is repeated again with registers EAQ. After $n$ times, the quotient is formed in register $Q$ and the remainder is found in register $A$


Figure (r): Flowchart for Divide operation

Divisor $B=10001$,

Dividend:
shl EAQ
add $\bar{B}+1$
$E=1$
Set $Q_{n}=1$
shl $E A Q$
Add $\bar{B}+1$
$E=1$
Set $Q_{n}=1$
shl $E A Q$
Add $\bar{B}+1$
$E=0$; leave $Q_{n}=0$
Add $B$
Restore remainder shl $E A Q$
Add $\bar{B}+1$
$E=1$
Set $Q_{n}=1$
shl $E A Q$
Add $\bar{B}+1$
$E=0$; leave $Q_{n}=0$
Add $B$
Restore remainder
Neglect $E$
Remainder in $A$ :
Quotientin $Q$ :

$$
\bar{B}+1=01111
$$



01110
11100
01111
01011
01011
10110 01111
00101
00101
01010
01111
1100100110 10001
01010 10100 01111
00011
00011
00110
01111
10101 10001

00110
00110


00001
4 00010

000113
00110

2
01100

01101 1
11010

11010

110100

11010

Figure (s): Example of Binary Division

Basic Computer Organization
and Design

Instruction Codes:

The general purpose digital computer is capable of executing various micro-operations and also can be instructed as to what specific sequence of operations it must perform. The user of a computer can control the process by using a program.
$\square$ A program is a set of instructions that specify the operations, operands, and the sequence by which processing has to occur.
$\square$ A computer instruction is a binary code that specifies a sequence of microoperations for the computer. Instruction codes together with data are stored in memory. The computer reads each instruction from memory and places it in a control register. The control then interprets the binary code of the instruction and proceeds to execute it by issuing a sequence of microoperations.
$\square$ An instruction code is a group of bits that instruct the computer to perform a specific operation. It is usually divided into parts, each having its own particular interpretation.
$\square$ The most basic part of an instruction code is its operation part. The operation code of an instruction is a group of bits that define such operations as add, subtract, multiply, shift, and complement.
$\square$ The operation part of an instruction code specifies the operation to be performed. This operation must be performed on some data stored in processor registers or in memory.
An instruction code must therefore specify not only the operation but also the registers or the memory words where the operands are to be found, as well as the register or memory word where the result is to be stored.

## Stored Program Organization

The simplest way to organize a computer is to have one processor register and an instruction code format with two parts. The first part specifies the operation to be performed and the second specifies an address.

- The memory address tells the control where to find an operand in memory. This operand isread from memory and used as the data to be operated on together with the data stored in the processor register.
The below figure shows this type of organization.


Figure (k): Stored program organization

Instructions are stored in one section of memory and data in another. EX: A memory unit with 4096 words, we need 12 bits to specify an address since $2^{12}=4096$. If we store each instruction code in one 16-bit memory word, we have available four bits for the operation code (opcode) to specify one out of 16 possible operations, and 12 bits to specify the address of an operand.

The control reads a 16-bit instruction from the program portion of memory. It uses the 12-bit address part of the instruction to read a 16-bit operand from the data portion of memory. It then executes the operation specified by the operation code.

* Computers that have a single-processor register usually assign to it
the name accumulator and label it AC. The operation is performed with the memory operand and the content of $A C$.
* If an operation in an instruction code does not need an operand from memory, the rest of the bits in the instruction can be used for other purposes. For example, operations such as clear AC, complement $A C$, and increment $A C$ operate on data stored in the $A C$ register. They do not need an operand from memory.


## Indirect Address

> When the second part of an instruction code specifies an operand, the instruction is said to have an immediate operand.
$>$ When the second part specifies the address of an operand, the instruction is said to have a
directaddress.
$\rightarrow$ When the bits in the second part of the instruction designate an address of a memory word in which the address of the operand is found, the instruction is said to an indirect address. One bit of the instruction code can be used to distinguish between a direct and an indirect address.
$\rightarrow$ An effective address is the address of the operand.

| 15 | 14 |  | 0 |
| :---: | :---: | :---: | :---: |
| I | Opcode |  | Address |

(a) Instruction format


Figure (l): Demonstration of direct and indirect address.

## Computer Registers.

Computer instructions are normally stored in
consecutive memory locations and are executed sequentially one at a time. The control reads an instruction from a specific address in memory and executes it. It then continues by reading the next instruction in sequence and executes it, and so on.

This type of instruction sequencing needs a counter to calculate the address of the next instruction after execution of the current instruction is completed. It is also necessary to provide a register in the control unit for storing the instruction code after it is read from memory. The computer needs processor registers for manipulating data and a register for holding a memory address.

The registers available in the computer are shown in the below figure

$(m)$ and table ( $f$ ), a briefdescription of their function and the number of bits that they contain also given.

Figure (m): Basic computer registers and memory.

| Register <br> symbol | Number <br> of bits | Register name |  |
| :--- | :---: | :--- | :--- |
| $D R$ | 16 | Data register | Function |
| $A R$ | 12 | Address register | Holds memory operand |
| $A C$ | 16 | Accumulator | Processor register memory |
| $I R$ | 16 | Instruction register | Holds instruction code |
| $P C$ | 12 | Program counter | Holds address of instruction |
| $T R$ | 16 | Temporary register | Holds temporary data <br> $I N P R$ |
| OUTR | 8 | Input register | Holds input character |
| Output register | Holds output character |  |  |

Table ( $A$ : List of Registers for the Basic computer.

## Common Bus System:

$\rightarrow$ The basic computer has eight registers, a memory unit, and a control unit. Paths must be provided to transfer information from one register to another and between memory and registers.
$\rightarrow$ The number of wires will be excessive if connections are made
between the outputs of each register and the imputs of the other registers. A more efficient scheme for transferring information in a system with many registers is to use a common bus.
The connection of the registers and memory of the basic computer to $a$ common bus system is shown in the below figure $(n)$.


Figure (n): Basic computer registers connected to a common bus.

D The outputs of seven registers and memory are connected to the common bus. The specific output that is selected for the bus lines at any given time is determined from the binary value of the selection variables $S_{2}, S_{1}$, and $S_{0}$.
For example1, the number along the output of $D R$ is 3 . The 16 -bit outputs of $D R$ are placed on the bus lines when $S_{2} S_{1} S_{0}=011$ since this is the binary value of decimal 3 .
For example2. The memory places its 16 -bit output onto the bus when the read imput is activated and $S_{2} S_{1} S_{0}=111$.

- The content of any register can be applied onto the bus and an operation can be performed in the adder and logic circuit during the same clock cycle. The clock transition at the end of the cycle transfers the content of the bus into the designated destination register and the output of the adder and logic circuit into AC.

For example, the two rnicrooperations
$D R \square A C$ and $A C D D R$
can be executed at the same time. This can be done by placing the content of $A C$ on the bus (with $S_{2} S_{1} S_{0}=100$ ), enabling the LD (load) imput of $D R$, transferring the content of $D R$ through the adder and logic circuit into $A C$, and enabling the LD (load) imput of $A C$, all during the same clock cycle.

## Computer Instructionss

The basic computer has three types of instruction code formats,

1. Memory-reference instruction.
2. Register-reference instruction.
3. An imput-output instruction.

Each format has 16 bits. The operation code (opcode) part of the instruction contains three bits and the meaning of the remaining 13 bits depends on the operation code encountered.

| 1514 |  |  |
| :---: | :---: | :---: |
| 1 | Opcode | Address |

(Opcode $=000$ through 110 )
(a) Memory - reference instruction

(b) Register - reference instruction

| 15 |  | 12 |  | 11 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | $I / 0$ operation | (Opcode $=111, \quad I=1)$ |

(c) Input - output instruction

Figure (n): Basic computer instruction formats

The type of instruction is recognized by the computer control from the four bits in positions 12 through 15 of the instruction.
$>$ If the three opcode bity in positions 12 to 14 are not equal to 111, the instruction is a memory-reference type and the bit in position 15 is taken as the addressing mode 1. A memory-reference instruction uses 12 bits to specify an address and one bit to specify the addressing mode $1.1=0$ for direct address and $1=1$ for indirect address.
$\rightarrow$ If the 3-bit opcode = 111, control then inspects the bit in position 15. If this bit $=0$, the instruction is a register-reference type. These instructions use 16 bits to specify an operation.
$>$ If the bit $1=1$, the instruction is an imput-output type. These instructions also use all 16 bits to specify an operation.
The instructions for the computer are listed in Table $(g, h, i)$.

| Symbol | Hexadecimal code |  | Description |
| :---: | :---: | :---: | :---: |
|  | $\boldsymbol{I}=0$ | $I=1$ |  |
| AND | Oxxx | 8xxx | AND memory word to $A C$ |
| ADD | 1xox | 9xux | Add memory word to $A C$ |
| LDA | 2xox | Axxox | Load memory word to AC |
| STA | 3 xoxx | Bxyx | Store content of $A C$ in memory |
| BUN | 4xxx | Coxu | Branch unconditionally |
| BSA | 5 xox | Dxyx | Branch and save return address |
| ISZ | 6xxx | Exyx | Increment and skip if zero |

Table (g): Memory-reference instructions

| CLA |  |  |
| :--- | :--- | :--- |
| CLE | 7800 | Clear $A C$ |
| CMA | 7400 | Clear $E$ |
| CME | 7200 | Complement $A C$ |
| CIR | 7100 | Complement $E$ |
| CIL | 7080 | Circulate right $A C$ and $E$ |
| INC | 7040 | Circulate left $A C$ and $E$ |
| SPA | 7020 | Increment $A C$ |
| SNA | 7010 | Skip next instruction if $A C$ positive |
| SZA | 7008 | Skip next instruction if $A C$ negative |
| SZE | 7004 | Skip next instruction if $A C$ zero |
| HLT | 7002 | Skip next instruction if $E$ is $O$ |

Table (h): Register-reference instructions

| INP | F800 | Input character to $A C$ |
| :--- | :--- | :--- |
| OUT | F400 | Output character from $A C$ |
| SKI | F200 | Skip on input flag |
| SKO | F100 | Skip on output flag |
| ION | F080 | Interrupt on |
| IOF | F040 | Interrupt off |

Table (i): Input-output instructions

The hexadecimal code is equal to the equivalent hexadecimal number of the binary code used for the instruction. By using the hexadecimal equivalent we reduced the 16 bits of an instruction code to four digits with each hexadecimal digit being equivalent to four bits.
A) memory-reference instruction has an address part of 12 bits. The address part is denoted by three w's and stand for the three hexadecimal digits corresponding to the 12-bit address. The last bit of the instruction is designated by the symbol 1 .
i. When $1=0$, the last four bity of an instruction have a hexadecimal digit equivalent from $0(000)$ to 6 (110) since the last bit is 0 .
ii. When $1=1$, the hexadecimal digit equivalent of the last four bits of the instruction ranges from $8(1000)$ to $E(1110)$ since the last bit is 1 .
B) Register-reference instructions use 16 bits to specify an operation. The leftmost four bits are always 0111, which is equivalent to hexadecimal 7. The other three hexadecimal digits give the binary equivalent of the remaining 12 bits.
C) The input-output instructions also use all 16 bits to specify an operation. The last four bits are always 1111, equivalent to hexadecimal $F$.

## Instruction Set Completeness

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable. The set of instructions are said to be complete if the computer includes a sufficient number of instructions in each of the following categories.

1. Arithmetic, logical, and shift instructions.
2. Instructions for moving information to and from memory and processor registers.
3. Program control instructions together with instructions that check status conditions.
4. Input and output instructions.

## Instruction Cycle:

A program residing in the memory unit of the computer consists of $a$ sequence of instructions. The program is executed in the computer by going through a cycle for each instruction. Each instruction cycle in turn is subdivided into a sequence of subcycles or phases. In the basic computer each instruction cycle consists of the following phases.

1. Fetch an instruction from memory.
2. Decode the instruction.
3. Read the effective address from memory if the instruction has an indirect address.
4. Execute the instruction.

Upon the completion of step 4, the control goes back to step 1 to fetch, decode, and execute the next instruction. This process continues indefinitely unless a HALT instruction is encountered.

Fetch and Decode:
Initially, the program counter PC is loaded with the address of the first instruction in the program. The sequence counter $S C$ is cleared to $O$, providing a decoded timing signal $T_{0}$. After each clock pulse, $S C$ is incremented by one, so that the timing signals go through a sequence $T_{0}$, $T_{1}, T_{2}$, and so on. The rnicrooperations for the fetch and decode phases can be specified by the following register transfer statements.

```
T0:AR \leftarrowPC (S S S S S S =010, T0=1)
T1:IR \leftarrowM [AR], PC \leftarrowPC + 1 (S0S1S2=111, T1=1)
T2: D0, . . , D7 }\leftarrow\mathrm{ Decode IR(12-14), AR }\leftarrowIR(0-11), I \leftarrowIR(15)
```

Since only $A R$ is connected to the address inputs of memory, it is necessary to transfer the address from $P C$ to $A R$ during the clock transition associated with timing signal $T$. The instruction read from memory is then placed in the instruction register $\mathbb{R}$ with the clock transition associated with timing signal $T_{1}$. At the same time, $P C$ is

incremented by one to prepare it for the address of the next instruction in the program. At time $T_{2}$, the operation code in $\mathbb{R}$ is decoded, the indirect bit is transferred to flip-flop 1, and the address part of the instruction is transferred to AR. Note that SC is incremented after each clock pulse to produce the sequence $T_{0}, T_{1}$, and $T_{2}$.

Figure (0): Register transfers for the fetch phase

The above Figure (o) shows how the first two register transfer statements
are implemented in the bus system. To provide the data path for the transfer of PC to AR we must apply timing signal To to achieve the following connection.

1. Place the content of PC onto the bus by making the bus selection inputs $S_{2} S_{1}$ So equal to 010 .
2. Transfer the content of the bus to $A R$ by enabling the LD input of $A R$. The next clock transition initiates the transfer from $P C$ to $A R$ since $T_{0}=1$. In order to implement the second statement

$$
\text { TI: } \operatorname{IR} \square M[A R], P C \square P C+1
$$

It is necessary to use timing signal $T_{1}$ to provide the following connections in the bus system.

1. Enable the read imput of memory.
2. Place the content of memory onto the bus by making $S_{2} S_{1} S_{0}=111$.
3. Transfer the content of the bus to $I R$ by enabling the $L D$ input of $I R$.
4. Increment PC by enabling the INR input of PC.

## Determine the Type of Instruction

The timing signal that is active after the decoding is $T_{3}$. During time $T_{3}$ the control unit determines the type of instruction that was just read from memory.

Decoder output $D_{7}$ is equal to 1 if the operation code is equal to binary 111.
$\rightarrow$ If $D_{7}=1$, the instruction must be a register-reference or input-Output type.
$\Rightarrow$ If $D_{7}=0$, the operation code must be one of the other seven values 000 through 110, specifying a memory-reference instruction.

The three instruction types are subdivided into four separate paths. The selected operation is activated with the clock transition associated with timing signal $T_{3}$. This can be symbolized as follows.

## $D_{7}^{\prime} I T_{3}: \quad A R \leftarrow M[A R]$ <br> $D_{7}^{\prime} I^{\prime} T_{3}$ : Nothing <br> $D_{7} I^{\prime} T_{3}$ : Execute a register-reference instruction $D_{7} I T_{3}$ : Execute an input-output instruction

When a memory-reference instruction with $1=0$ is encountered, it is not necessary to do anything since the effective address is already in $A R$. However, the sequence counter SC must be incremented when $D_{7}^{\prime} T_{3}=1$, so that the execution of the memory-reference instruction can be continued with timing variable T4. A register-reference or input-output instruction can be executed with the clock associated with timing signal $T_{3}$. After the instruction is executed, SC is cleared to $O$ and control
returns to the fetch phase with $T_{0}=1$.

The flowchart of Figure ( $P$ ) presents an initial configuration for the instruction cycle and shows how the control determines the instruction type after the decoding


Figure (p): Flowchart for instruction cycle (initial configuration).

## Register-Reference Instructions:

Register-reference instructions are recognized by the control when $D_{7}=$

1 and $1=0$. These instructions use bits 0 through 11 of the instruction code to specify one of 12 instructions. These 12 bits are available in $I R(0-11)$. They were also transferred to $A R$ during time $T_{2}$.
$\rightarrow$ Each control function needs the Boolean relation $D_{7} I^{\prime} T_{3}$, which we designate for convenience by the symbol $r$. The control function is distinguished by one of the bits in
$\operatorname{IR}(0-11)$. By assigning the symbol Bito bit $i$ of $\mathbb{R}$, all control functions can be simply denoted by $r B_{i}$.
$\rightarrow$ For example, the instruction CLA has the hexadecimal code 7800, which gives the binary equivalent 0111100000000000.
i. The first bit is a zero and is equivalent to $1^{\prime}$.
ii. The next three bits constitute the operation code and are recognized from decoder output $D 7$.
iii. Bit 11 in $\mathbb{R}$ is 1 and is recognized from $B_{11}$.

The control function that initiates the rnicrooperation for this instruction is $D_{7} I^{\prime} T_{3} B_{11}=r B_{11}$

$$
\begin{aligned}
D_{7} I^{\prime} T_{3} & =r \text { (common to all register-reference instructions) } \\
I R(i) & \left.=B_{i} \text { [bit in } I R(0-11) \text { that specifies the operation }\right]
\end{aligned}
$$

|  | $r:$ | $S C \leftarrow 0$ | Clear $S C$ |
| :--- | :--- | :--- | :--- |
| CLA | $r B_{11}:$ | $A C \leftarrow 0$ | Clear $A C$ |
| CLE | $r B_{10}:$ | $E \leftarrow 0$ | Clear $E$ |
| CMA | $r B_{9}:$ | $A C \leftarrow \overline{A C}$ | Complement $A C$ |
| CME | $r B_{8}:$ | $E \leftarrow \bar{E}$ | Complement $E$ |
| CIR | $r B_{7}:$ | $A C \leftarrow \operatorname{shr} A C, A C(15) \leftarrow E, E \leftarrow A C(0)$ | Circulate right |
| CIL | $r B_{6}:$ | $A C \leftarrow \operatorname{shl} A C, A C(0) \leftarrow E, E \leftarrow A C(15)$ | Circulate left |
| INC | $r B_{5}:$ | $A C \leftarrow A C+1$ | Increment $A C$ |
| SPA | $r B_{4}:$ | If $(A C(15)=0)$ then $(P C \leftarrow P C+1)$ | Skip if positive |
| SNA | $r B_{3}:$ | If $(A C(15)=1)$ then $(P C \leftarrow P C+1)$ | Skip if negative |
| SZA | $r B_{2}:$ | If $(A C=0)$ then $P C \leftarrow P C+1)$ | Skip if $A C$ zero |
| SZE | $r B_{1}:$ | If $(E=0)$ then $(P C \leftarrow P C+1)$ | Skip if $E$ zero |
| HLT | $r B_{0}:$ | $S \leftarrow 0(S$ is a start-stop flip-flop) | Halt computer |

Table (1): Execution of Register-Reference Instructions

## Memory-Reference Instructions:

$\checkmark$ The below Table ( $k$ ) lists the seven memory-reference instructions. The decoded output $D_{i}$ for $i=0,1,2,3,4,5$, and 6 from the operation decoder that belongs to each instruction is included in the table.
$\checkmark$ The effective address of the instruction is in the address register $A R$ and was placed there during timing signal $T 2$ when $1=0$, or during timing signal $T 3$ when $1=1$. The execution of the memory-reference instructions starts with timing signal T4.

| Symbol | Operation <br> decoder | Symbolic description |
| :--- | :---: | :--- |
| AND | $D_{0}$ | $A C \leftarrow A C \hat{M}+[A R]$ |
| ADD | $D_{1}$ | $A C \leftarrow A C+M[A R], \quad E \leftarrow C_{\text {out }}$ |
| LDA | $D_{2}$ | $A C \leftarrow M[A R]$ |
| STA | $D_{3}$ | $M[A R] \leftarrow A C$ |
| BUN | $D_{4}$ | $P C \leftarrow A R$ |
| BSA | $D_{5}$ | $M[A R] \leftarrow P C, P C \leftarrow A R+1$ |
| ISZ | $D_{6}$ | $M[A R] \leftarrow M[A R]+1$, |
|  |  | If $M[A R]+1=0$ then $P C \leftarrow P C+1$ |

Table (k): Memory-Reference Instructions
AND: AND to AC
This is an instruction that performs the AND logic operation on pairs of bits in $A C$ and the memory word specified by the effective address. The result of the operation is transferred to $A C$. The rnicrooperations that execute this instruction are:

$$
\begin{aligned}
& D_{0} T_{4}: D R \square M[A R] \\
& D_{0} T_{5}: A C \square A C \Lambda D R, S C \square O
\end{aligned}
$$

## ADD : ADD to $A C$

This instruction adds the content of the memory word specified by the effective address to the value of $A C$. The sum is transferred into $A C$ and
 flop. The rnicrooperations needed to execute this instruction are:

$$
\begin{aligned}
& D_{1} T_{4}: D R \square M[A R] \\
& D_{1} T_{5}: A C \square A C+D R, E \square \text { cout, } S C \square O
\end{aligned}
$$

LDA: Load to AC
This instruction transfers the memory word specified by the effective address to $A C$. Thernicrooperations needed to execute this instruction are:

```
D2T4: DR पM[AR]
D2Ts:ACDDR,SC
OO
```


## STA: Store AC

This instruction stores the content of AC into the memory word specified by the effective address. Since the output of $A C$ is applied to the bus and the data input of memory is connected to the bus, we can execute this instruction with one microoperation.

$$
D_{3} T_{4}: \quad M[A R] \leftarrow A C, \quad S C \leftarrow 0
$$

## BUN: Branch Unconditionally

$\rightarrow$ This instruction transfers the program to the instruction specified by the effective address.
$>$ The BUN instruction allows the programmer to specify an instruction out of sequenceand we say that the program branches (or jumps) unconditionally. The instruction is executed with one rnicrooperation:

## BSA: Branch and Save Return Address

This instruction is useful for branching to a portion of the program called a subroutine or procedure. When executed, the BSA instruction stores the address of the next instruction in sequence (which is available

$$
M[A R] \leftarrow P C, \quad P C \leftarrow A R+1
$$

in $P C$ ) into a memory location specified by the effective address. The effective address plus one is then transferred to PC to serve as the address of the first instruction in the subroutine.

## BSA: Branch and Save Return

## AddressEX:

The BSA instruction is assumed to be in memory at address 20. The 1 bit is 0 and the address part of the instruction has the binary equivalent of 135. After the fetch and decode phases, PC contains 21, which is the address of the next instruction in the program (referred to as the return address). AR holds the effective address 135. This is shown in part (a) of the figure. The BSA instruction performs the following numerical operation:

$$
M[135] \leftarrow 21, \quad P C \leftarrow 135+1=136
$$

The result of this operation is shown in part (b) of the figure. The return address 21 is stored in memory location 135 and control continues with the subroutine program starting from address 136. The return to the original program (at address 21) is accomplished by means of an indirect BUN instruction placed at the end of the subroutine. When this instruction is executed, control goes to the indirect phase to read the effective address at location 135, where it finds the previously saved address 21. When the BUN instruction is executed, the effective address 21 is transferred to PC. The next instruction cycle finds PC with the value 21, so control continues to execute the instruction at the return address.

(a) Memory, $P C$, and $A R$ at time $T_{4}$

| 20 | Memory |  |  |
| :---: | :---: | :---: | :---: |
|  | 0 | BSA | 135 |
| 21 | Next instruction |  |  |
|  |  |  |  |
| 135 |  | 21 |  |
| $P C=136$ | Subroutine |  |  |
|  |  | $\dagger$ |  |
|  | 1 | BUN | 135 |

(b) Memory and $P C$ after execution

It is not possible to perform the operation of the BSA instruction in one clock cycle when we use the bus system of the basic computer. To use the memory and the bus properly, the BSA instruction must be executed With a sequence of two microoperations:

$$
\begin{array}{ll}
D_{5} T_{4}: & M[A R] \leftarrow P C, \quad A R \leftarrow A R+1 \\
D_{5} T_{5}: & P C \leftarrow A R, \quad S C \leftarrow 0
\end{array}
$$

Timing signal T4 initiates a memory write operation, places the content of PC onto the bus, and enables the INR input of AR. The memory write operation is completed and $A R$ is incremented by the time the next clock transition occurs. The bus is used at T5 to transfer the content of $A R$ to PC.

## ISZ: Increment and Skip if Zero

This instruction increments the word specified by the effective address, and if the incremented value is equal to $O, P C$ is incremented by 1 . The programmer usually stores a negative number (in 2's complement) in the memory word. As this negative number is repeatedly incremented by one, it eventually reaches the value of zero. At that time PC is incremented by one in order to skip the next instruction in the program.
$D_{6} T_{4}: \quad D R \leftarrow M[A R]$
$D_{6} \mathrm{~T}_{5}: \quad D R \leftarrow D R+1$
$D_{6} T_{6}: \quad M[A R] \leftarrow D R, \quad$ if $(D R=0)$ then $(P C \leftarrow P C+1), \quad S C \leftarrow 0$

A flowchart showing all microoperations for the execution of the seven memory-reference instructions is shown in Figure ( $q$ ). The control functions are indicated on top of each box. The microoperations that are performed during time T4, T5, or T6, depend on the operation code value. The sequence counter SC is cleared to $O$ with the last timing signal in each case. This causes a transfer of control to timing signal TO to start the next instruction cycle.


Figure (q): Flowchart for Memory-reference instructions

Imput-Output and Interrupt.
computer can serve no useful purpose unless it communicates with the external
environment. Instructions and data stored in memory must come from some input device. Computational results must be transmitted to the user through some output device. Commercial computers include many types of input and output devices.
Imput-Output Configuration
The terminal sends and receives serial information. Each quantity of information has eight bits of an alphanumeric code. The serial information from the keyboard is shifted into the input register INPR.

Input - output terminal

Serial communication interface

Computer registers and flip-flops
$F G O$


The serial information for the printer is stored in the output register OUTR. These two registers communicate with a communication interface serially and with the AC in parallel.

Figure (r): Imput-Output configuration

The process of information transfer is as follows: Initially, the input flag Gl is cleared to 0 . When a key is struck in the keyboard, an 8 -bit alphanumeric code is shifted into INPR and the input flag FGI is set to 1. As long as the flag is set, the information in INPR cannot be changed by striking another key. The computer checks the flag bit, if it is 1 , the information from INPR is transferred in parallel into $A C$ and $F G I$ is cleared to $O$. Once the flag is cleared, new information can be shifted into INPR by striking another key.

Initially, the output flag $F G O$ is set to 1. The computer checks the flag bit, if it is 1, the information from $A C$ is transferred in parallel to OUTR and FGO is cleared to $O$. The output device accepts the coded information, prints the corresponding character, and when the operation is completed, it sets FGO to 1. The computer does not load a new character into OUTR when $F G O$ is $O$ because this condition indicates that the output device is in the process of printing the character.

Input-Output Instructions
Input and output instructions are needed for transferring information to and from AC register, for checking the flag bits, and for controlling the interrupt facility.

Input-output instructions have an operation code 1111 and are recognized by the control when $D 7=1$ and $1=1$. The remaining bits of the instruction specify the particular operation. The control functions and microoperations for the imput-output instructions are listed in Table (l).
$D_{7} I T_{3}=p$ (common to all input-output instructions)
$I R(\mathrm{i})=B_{i}$ [bit in $\operatorname{IR}(6-11)$ that specifies the instruction]

|  | $p:$ | $S C \leftarrow 0$ | Clear $S C$ |
| :--- | ---: | :--- | :--- |
| INP | $p B_{11}:$ | $A C(0-7) \leftarrow I N P R, \quad F G I \leftarrow 0$ | Input character |
| OUT | $p B_{10}:$ | OUTR $\leftarrow A C(0-7), F G O \leftarrow 0$ | Output character |
| SKI | $p B_{9}:$ | If $(F G I=1)$ then $(P C \leftarrow P C+1)$ | Skip on input flag |
| SKO | $p B_{8}:$ | If $(F G O=1)$ then $(P C \leftarrow P C+1)$ | Skip on output flag |
| ION | $p B_{7}:$ | IEN $\leftarrow 1$ | Interrupt enable on |
| IOF | $p B_{6}:$ | IEN $\leftarrow 0$ | Interrupt enable off |

Table (l): Imput-Output instructions

## Program interrupt

The process of communication discussed so far is referred to as programmed control transfer. The computer keeps checking the flag bit, and when it finds it set, it initiates an information transfer. The difference of information flow rate between the computer and the inputoutput device makes this type of transfer inefficient.
$\rightarrow$ To see why this is inefficient, consider a computer that can go through an instruction cycle in $1 \mu \mathrm{~s}$. Assume that the input-output device can transfer information at a maximum rate of 10 characters per second. This is equivalent to one character every 100,000 ms . Two instructions are executed when the computer checks the flag bit and decides not to transfer the information. This means that at the maximum rate, the computer will check the flag 50,000 times between each transfer. The computer is wasting time while checking the flag instead of doing some other useful processing task.
$\rightarrow$ An alternative to the programmed controlled procedure is to let the external device inform the computer when it is ready for the transfer. In the meantime the computer can be busy with other tasks. This type of transfer uses the interrupt facility.
$\rightarrow$ While the computer is running a program, it does not check the flags. However, when a flag is set, the computer is momentarily interrupted from proceeding with the current program and is
informed of the fact that a flag has been set. The computer deviates momentarily from what it is doing to take care of the imput or output transfer. It then returns to the current program to continue what it was doing before the interrupt.
$\rightarrow$ The interrupt enable flip-flop LEN can be set and cleared with two instructions (IOF and ION instructions).


Figure (s): Flowchart for interrupt cycle
The way that the interrupt is handled by the computer can be explained by means of the flowchart of Figure ( $s$ ).
$\square$ An interrupt flip-flop $R$ is included in the computer. When $R=0$, the computer goes through an instruction cycle.
D During the execute phase of the instruction cycle LEN is checked by the control. If it is $O$, it indicates that the programmer does not want to use the interrupt, so control continues with the next instruction cycle.

- If LEN is 1, control checks the flag bits. If both flags are 0 , it indicates that neither the imput nor the output registers are ready for transfer of information. In this case, control continues with the next instruction cycle. If either flag is set to 1 while $L E N=1$, flip-
flop $R$ is set to 1 .
At the end of the execute phase, control checks the value of $R$, and if it is equal to 1 , it goes to an interrupt cycle instead of an instruction cycle.

The interrupt cycle is a hardware implementation of a branch and save return address(BSA)
operati
on. EX:

(a) Before interrupt

(b) After interrupt cycle

Figure ( $t$ ): Demonstration of Interrupt Cycle
An example that shows what happens during the interrupt cycle is shown in Figure $(t)$. Suppose that an interrupt occurs and $R$ is set to 1 while the control is executing the instruction at address 255. At this time, the return address 256 is in PC. The programmer has previously placed an input-output service program in memory starting from address 1120 and a BUN 1120 instruction at address 1 . This is shown in Figure ( $a$ ).

When control reaches timing signal $T O$ and finds that $R=1$, it proceeds with the interrupt cycle. The content of PC (256) is stored in memory location $O, P C$ is set to 1 , and $R$ is cleared to 0 . At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1 since this is the content of PC. The branch instruction at address 1 causes the program to transfer to the imputoutput service program at address 1120. This program checks the flags, determines which flag is set, and then transfers the required input or output information. Once this is done, the program returns to the location where it was interrupted. This is shown in Figure (b).

Interrupt Cycle
The interrupt cycle is initiated after the last execute phase if the interrupt flip-flop $R$ is equal to 1 . This flip-flop is set to 1 if $L E N=1$ and either FGI or FGO are equal to 1. This can happen with any clock transition except when timing signals $T O, T 1$ or $T 2$ are active. The condition for setting flip- flop $R$ to 1 can be expressed with the following register transfer statement.

## $T_{0}^{\prime} T_{1}^{\prime} T_{2}^{\prime}(I E N)(F G I+F G O): \quad R \leftarrow 1$

During the first timing signal $A R$ is cleared to $O$, and the content of $P C$ is transferred to the temporary register TR. With the second timing signal, the return address is stored in memory at location $O$ and PC is cleared to $O$. The third timing signal increments PC to 1 , clears $L E N$ and $R$, and control goes back to $T O$ by clearing $S C$ to $O$. The beginning of the next instruction cycle has the condition $R^{\prime} T O$ and the content of PC is equal to 1. The control then goes through an instruction cycle that fetches and executes the BUN instruction in location 1.

$$
\begin{array}{ll}
R T_{0}: & A R \leftarrow 0, \quad T R \leftarrow P C \\
R T_{1}: & M[A R] \leftarrow T R, \quad P C \leftarrow 0 \\
R T_{2:}: & P C \leftarrow P C+1, \quad I E N \leftarrow 0, \quad R \leftarrow 0, \quad S C \leftarrow 0
\end{array}
$$

## Complete Computer Description:

The final flowchart of the instruction cycle, including the interrupt cycle for the basic computer, is
shown in the below figure ( $u$ ). The interrupt flip-flop $R$ may be set at any time during the indirect or execute phases. Control returns to timing signal $T_{0}$ after SC is cleared to 0 .
$\Rightarrow$ If $R=1$, the computer goesthrough an interrupt cycle.
$\rightarrow$ If $R=O$, the computer goes through an instruction cycle.
If the instruction is one of the memory-reference instructions, the computer first checks if there is an indirect address and then continues to execute the decoded instruction. If the instruction is one of the

register-reference instructions, it will be executed. If it is an inputoutput instruction, it will be executed.

Figure (u): Flowchart for computer operation


Table (m): Control functions and microoperations for the Basic computer

Instead of using a flowchart, we can describe the operation of the computer with a list of register transfer statements. This is done by accumulating all the control functions and microoperations in one table, as shown in the below Table (m).

The register transfer statements in this table describe in a concise form the internal organization of the basic computer. They also give all the information necessary for the design of the logic circuits of the computer.

A register transfer language is useful not only for describing the internal organization of a digital system but also for specifying the logic circuits needed for its design.
syllabus:
central Processing Unit: General Register Organization, STACK Organization. Instruction Formats, Addressing Modes, Data Transfer and Manipulation, Program control, Reduced instruction Set computer.
Microprogrammed Control: control Memory, Address sequencing, Micro Program example, Design of Control unit.

## introduction:

The part of the computer that performs the bulk of data-processing operations is called the central processing unit and is referred to as the CPU. The CPU is made up of three major parts, as shown in Figure (1). The register set stores intermediate data used during the execution of the instructions. The arithmetic logic unit (ALU) performs the required microoperations for executing the instructions. The control unit supervises the transfer of

information among the registers and instructs the ALU as to which operation to perform.
Figure (1): Major components of CPU
One boundary where the computer designer and the computer programmer see the same machineis the part of the CPU associated with the instruction set.
$\rightarrow$ From the designer's point of view, the computer instruction set provides the specificationsfor the design of the CPU. The design of a CPU is a task that in large part involves choosing the hardware for implementing the machine instructions.
$\rightarrow$ The user who programs the computer in machine or assembly language must be aware of the register set, the memory structure, the type of data supported by the instructions, and the function that each instruction performs.

The following sections describe the organization and architecture of the CPU with an emphasis on the user's view of the computer, how the registers communicate with the ALU through buses, explain the operation of the memory stack, the type of instruction formats available, the addressing modes used to retrieve data from memory, and also the concept of reduced instruction set computer (RISC).

## General Regíster Organízation:

$>$ We know that the memory locations are needed for storing pointers, counters, return addresses, temporary results, and partial products during multiplication. Having to
refer to memory locations for such applications is time consuming because memory access is the most time-consuming operation in a computer.
$>$ It is more convenient and more efficient to store these intermediate values in processor registers. When a large number of registers are included in the CPU, it is most efficient to connect them through a common bus system.
$>$ The registers communicate with each other not only for direct data transfers, but also while performing various microoperations. Hence it is necessary to provide a common unit that can perform all the arithmetic, logic, and shift microoperations in the processor.
A bus organization for seven CPU registers is shown in the below figure.


Figure (2): Bus organization for CPU registers
The output of each register is connected to two multiplexers (MWX) to form the two buses A and $B$. The selection lines in each multiplexer select one register or the input data for the particular bus. The A and B buses form the inputs to a common arithmetic logic unit (ALU). The operation selected in the ALU determines the arithmetic or logic microoperation that is to be performed. The result of the microoperation is available for output data and also goes into the inputs of all the registers. The register that receives the information from the output bus is selected by a decoder. The decoder activates one of the register load inputs, thus providing a transfer path between the data in the output bus and the inputs of the selected destination register.

The control unit that operates the CPU bus system directs the information flow through the registers and ALC by selecting the various components in the system. For example, to perform theoperation
$R_{1} \square R_{2}+R_{3}$
the control must provide binary selection variables to the following selector inputs:

1. MUX A selector (SELA): to place the content of R2 into bus
A. 2. MWX B selector (SELB): to place the content of $R 3$ into
bus B.
2. ALU operation selector (OPR): to provide the arithmetic addition $A+B$.
3. Decoder destination selector (SELD): to transfer the content o f the output bus into R1.

## Control word

There are 14 binary selection inputs in the unit, and their combined value specifies a control word. The 14-bit control word is defined in Figure (3). It consists of four fields. Three fields contain three bits each, and one field has five bits. The three bits of SELA select a source register for the $A$ input of the $A L U$. The three bits of SELB select a register for the B input of the ALU. The three bits of SELD select a destination register using the decoder and its seven load outputs. The five bits of OPR select one of the operations in the ALU. The 14-bit control word when applied to the selection inputs specify a particular microoperation.


Figure (3): control word
The encoding of the register selections is specified in the Table (a). The 3-bit binary code listed in the first column of the table specifies the binary code for each of the three fields. The register selected by fields SELA, SELB, and SELD is the one whose decimal number is equivalent to the binary number in the code.

When SELA or SELB is 000 , the corresponding multiplexer selects the external input data. When SELD $=000$, no destination register is selected but the contents of the output bus

| Binary <br> Code | SELA | SELB | SELD |
| :---: | :---: | :---: | :---: |
| 000 | Input | Input | None |
| 001 | $R 1$ | $R 1$ | $R 1$ |
| 010 | $R 2$ | $R 2$ | $R 2$ |
| 011 | $R 3$ | $R 3$ | $R 3$ |
| 100 | $R 4$ | $R 4$ | $R 4$ |
| 101 | $R 5$ | $R 5$ | $R 5$ |
| 110 | $R 6$ | $R 6$ | $R 6$ |
| 111 | $R 7$ | $R 7$ | $R 7$ |

are available in the external output.
Table (1): Encoding of Register Selection Fields
The ALU provides arithmetic and logic operations. The encoding of the ALK operations are specified in the Table (b). The OPR field has five bits and each operation is designated with a symbolic name.

| OPR <br> Select | Operation | Symbol |
| :--- | :--- | :--- |
| 00000 | Transfer $A$ | TSFA |
| 00001 | Increment $A$ | INCA |
| 00010 | Add $A+B$ | ADD |
| 00101 | Subtract $A-B$ | SUB |
| 00110 | Decrement $A$ | DECA |
| 01000 | AND $A$ and $B$ | AND |
| 01010 | OR $A$ and $B$ | OR |
| 01100 | XOR $A$ and $B$ | XOR |
| 01110 | Complement $A$ | COMA |
| 10000 | Shift right $A$ | SHRA |
| 11000 | Shift left $A$ | SHLA |

Table (2): Encoding of ALC operations

Page 6

Examples of Microoperations:
A control word of 14 bits is needed to specify a rnicrooperation in the CPU. The control word for a given microoperation can be derived from the selection variables. For example, the subtract rnicrooperation given by the statement

$$
R_{1} \square R_{2}-R_{3}
$$

specifies R2 for the A input of the ALU, R3 for the B input of the ALU, R1 for the destination register, and an ALU operation to subtract $A-B$. Thus the control word is specified by the four fields and the corresponding binary value for each field is obtained from the encoding listed in Tables (1) and (2). The binary control word for the subtract rnicrooperation is 010011001 00101 and is obtained as follows:

| Field: | SELA | SELB | SELD | OPR |
| :--- | :---: | :---: | :---: | :---: |
| Symbol: | R2 | R3 | R1 | SUB |
| Control word: | 010 | 011 | 001 | 00101 |

The control word for this microoperation and a few others are listed in the below table.

| Microoperation | Symbolic Designation |  |  |  | Control Word |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SELA | SELB | SELD | OPR |  |  |  |
| $R 1 \leftarrow R 2-R 3$ | R2 | R3 | R1 | SUB | 010 | 011001 | 00101 |
| $R 4 \leftarrow R 4 \vee R 5$ | R4 | R5 | R4 | OR | 100 | 101100 | 01010 |
| $R 6 \leftarrow R 6+1$ | R6 | - | R6 | INCA | 110 | 000110 | 00001 |
| $R 7 \leftarrow R 1$ | R1 | - | R7 | TSFA | 001 | 000111 | 00000 |
| Output $\leftarrow R 2$ | R2 | - | None | TSFA | 010 | 000000 | 00000 |
| Output $\leftarrow$ Input | Input | - | None | TSFA | 000 | 000000 | 00000 |
| $R 4 \leftarrow \operatorname{sh1~R4~}$ | R4 |  | R4 | SHLA | 100 | 000100 | 11000 |
| $R 5 \leftarrow 0$ | R5 | R5 | R5 | XOR | 101 | 101101 | 01100 |

Table (3): Encoding of ALU operations

## STACK Organízation:

A useful feature that is included in the CPU of most computers is a stack or last-in, first-out (LIFO) list. A stack is a storage device that stores information in such a manner that the item stored last is the first item retrieved.

* The operation of a stack can be compared to a stack of trays. The last tray placed on top of the stack is the first to be taken off.
The register that holds the address for the stack is called a stack pointer (SP) because its value always points at the top item in the stack.
The two operations of a stack are the insertion and deletion of items.

1. Push or push-down (insertion operation)
2. Pop or pop-up (deletion operation)


Figure (4): the organization of a 64-word register stack.
Register Stack
A stack can be placed in a portion of a large memory or it can be organized as a collection of a finite number of memory words or registers. Figure (3) shows the organization of a 64-word register stack. The stack pointer register SP contains a binary number whose value is equal to the address of the word that is currently on top of the stack.

In a 64-word stack, the stack pointer contains 6 bits because $2^{6}=64$. Since SP has only six bits, it cannot exceed a number greater than 63 (111111 in binary). When 63 is incremented by 1, the result is 0 since $111111+1=1000000$ in binary, but SP can accommodate only the six least significant bits.
similarly, when 000000 is decremented by 1, the result is 111111. The one-bit register FULL is set to 1 when the stack is full, and the one-bit register EMPTY is set to 1 when the stack is empty of items. DR is the data register that holds the binary data to be written into or read out of the stack.
Push:
Initially, SP is cleared to 0 , EMPTY is set to 1, and FULL is cleared to 0 , so that SP points to the word at address 0 and the stack is marked empty and not full. If the stack is not full (iffull
$=0$ ), a new item is inserted with a push operation. The push operation is implemented with the following sequence of microoperations;

| $S P \square S P+1$ | increment stack pointer |
| :--- | :---: |
| $M[S P] \square D R$ | Write item on top of the stack |
| If $(S P=0)$ then (FULL $\square 1$ ) | check if stack is full |
| EMPTY $\square 0$ | Mark the stack not empty |

Pop:
A new item is deleted from the stack if the stack is not empty (if EMPTY $=0$ ). The pop operationconsists of the following sequence of microoperations:

$$
D R \square M[S P] \quad \text { Read item from the top of stack }
$$

SP $\square$ SP-1 Decrement stack poínter
If $(S P=0)$ then $(E M T Y \square 1) \quad$ check if stack is emptyFuLL $\square 0 \quad$ Mark the stack not full

Memory Stack
A stack can exist as a stand-alone unit as in Figure (3) or can be implemented in a randomaccess memory attached to a CPU. The implementation of a stack in the CPU is done by assigning a portion of memory to a stack operation and using a processor register as a stack pointer. Figure (4) shows a portion of computer memory partitioned into three segments: program, data, and stack.


## $D R$

Eigure (5): computer memory with program, data and stack segments

Reverse Polish Notation
A stack organization is very effective for evaluating arithmetic expressions. The common mathematical method of writing arithmetic expressions imposes difficulties when evaluated by a computer.

$$
A * B+C{ }^{*} D \quad \square \text { infix notation }
$$

The Polish mathematician Lukasiewicz showed that arithmetic expressions can be represented in
prefix notation. This representation, often referred to as Polish notation, places the operator
before the operands. The postfix notation, referred to as reverse Polish notation (RPN), places the operator after the operands. The following examples demonstrate the three representations:

$$
\begin{array}{ll}
A+B & \text { Infix notation } \\
+A B & \text { Prefix or Polish notation } \\
A B+ & \text { Postfix or reverse Polish notation }
\end{array}
$$

The reverse Polish notation is in a form suitable for stack manipulation. The expression

$$
A^{*} B+C^{*} D
$$

is written in reverse Polish notation as
$A B^{*} C D^{*}+$

## Conversion to Reverse Polish Notation

The conversion from infix notation to reverse Polish notation must take into consideration the operational hierarchy adopted for infix notation.
$>$ This hierarchy dictates that we first perform all arithmetic inside inner parentheses, then inside outer parentheses, and do multiplication and division operations before addition and subtraction operations.

Let I be an algebraic expression written in infix notation. I may contain parentheses, operands, and operators. For simplicity of the algorithm we will use only $+,-, *, 1, \%$ operators. The precedence of these operators can be given as follows:

Higher priority *, 1, \%
Lower priority +, -
No doubt, the order of evaluation of these operators can be changed by making use of parentheses. For example, if we have an expression $A+B^{*} C$, then first $B^{*} C$ will be done and the result will be added to $A$. But the same expression if written as, $(A+B) * C$, will evaluate $A+B$ first and then the result will be multiplied with $C$. Consider the expression

$$
(A+B) *(C *(D+E)+F)
$$

The converted expression is

$$
A B+C D E+{ }^{*} F+{ }^{*}
$$

Step 1: Add ")" to the end of the infix expression
Step 2: Push" (" on to the stack
Step 3: Repeat until each character in the infix notation is scannedif a "(" is encountered, push it onto the stack IF an operand (whether a digit or a character) is encountered, add it tothe postfix expression. IF a ")" is encountered, then
a. Repeatedly pop from stack and add it to the postfix expression until a "(" is encountered.
b. Discard the "(". That is, remove the (from stack and do not add it to the postfix expression
IF an operator ' $O$ ' is encountered, then
a. Repeatedly pop from stack and add each operator (popped from the stack) to the postfix expression which has the same precedence or a higher precedence than ' $O$ '
b. Push the operator ' $O$ ' to the stack

Step 4: Repeatedly pop from the stack and add it to the postfix expression until thestack is empty

Example 1: $A^{*} B+C^{*} D$, first add ")" to the given expression i.e., $A^{*} B+C^{*} D$ ) and also push "(" onto the stack.

| Infixcharacter scanned | stack | Postfix Expression |
| :---: | :---: | :---: |
| A | $($ |  |
| $*$ | $($ | $A$ |
| $B$ | $(*$ | $A$ |
| + | $(+$ | $A B^{*}$ |
| $C$ | $\left(++^{*}\right.$ | $A B^{*}$ |
| $*$ | $\left(+^{*}\right.$ | $A B^{*} C$ |
| $D$ | $\left(+^{*}\right.$ | $A B^{*} C D$ |
| $)$ | $A B^{*} C D^{*}+$ |  |

Example 2: $(A+B)^{*}\left(C^{*}(D+E)+F\right)$
$\square$ First add ")" to the given expression i.e., $(A+B) *(C *(D+E)+F)$ ) and alsopush "(" onto the stack.

| Infix character scanned | Stack | Postfix Expression |
| :---: | :---: | :---: |
|  | 1 |  |
| 1 | (1) |  |
| A | (1) | A |
| + | ( ${ }^{+}$ | A |
| B | ( ${ }^{+}$ | $A B$ |
| ) | 1 | $A B+$ |
| * | (* | $A B+$ |
| 1 | (*) | $A B+$ |
| c | (*) | $A B+C$ |
| * | (*** | $A B+C$ |
| ( | (** $i$ | $A B+C$ |
| D | (** ( | $A B+C D$ |


| + | $\left(^{*}(*)+\right.$ | $A B+C D$ |
| :---: | :---: | :---: |
| $E$ | $1^{*}(*)+$ | $A B+C D E$ |

Page 15

| ) | (** | $A B+C D E+$ |
| :---: | :---: | :---: |
| $+$ | (*) + | $A B+C D E+*$ |
| F | (*) + | $A B+C D E+$ *F |
| ) | (*) | $A B+C D E+$ *F+ |
| ) |  | $\underset{*}{A B+C D E+* F+}$ |

## Evaluation of Arithmetic Expressions

(1) Push the operands into the stack until an operator is reached
(2) Pop the top two operands from the stack, compute the result and also push the result backinto the stack.
(3) Continue this process until there are no more operators in the RPN and the final result is inthe stack.
The following numerical example may clarify this procedure. Consider the arithmetic expression
$(3 * 4)+(5 * 6)$
in reverse Polish notation, it is expressed as

$$
34^{*} 56^{*}+
$$

Stack operations to evaluate $3 \cdot 4+5 \cdot 6$.


## instruction Formats:

A computer will usually have a variety of instruction code formats. It is the function of the control unit within the CPU to interpret each instruction code and provide the necessary control functions needed to process the instruction.

The bits of the instruction are divided into groups called fields. The most common fields found in instruction formats are:

1. An operation code field that specifies the operation to be performed.
2. An address field that designates a memory address or a processor register.
3. A mode field that specifies the way the operand or the effective address is determined. Other special fields are sometimes employed under certaín circumstances, as for example a field that gives the number of shifts in a shift-type instruction.
$\rightarrow$ The operation code field of an instruction is a group of bits that define various
processoroperations, such as add, subtract, complement, and shift.
$>$ The bits that define the mode field of an instruction code specify a variety of alternatives for choosing the operands from the given address.
in this section we are concerned with the address field of an instruction format and consider the effect of including multiple address fields in an instruction.
operations specified by computer instructions are executed on some data stored in memory or processor registers. Operands residing in memory are specified by their memory address. Operands residing in processor registers are specified with a register address. A

computers may have instructions of several different lengths containing varying number of addresses. The number of address fields in the instruction format of a computer depends on the internal organization of its registers. Most computers fall into one of three types of CPU organizations:
4. Single accumulator organization.
5. General register organization.
6. Stack organization.
7. An accumulator-type organization:

All operations are performed with an implied accumulator register. The instruction format in this type of computer uses one address field. For example, the instruction that specifies an arithmetic addition is defined by an assembly language instruction as:

ADD $X$
where $x$ is the address of the operand. The ADD instruction in this case results in the operation $A C \square A C+M[X]$. AC is the accumulator register and $M[X]$ symbolizes the memory word located at address $X$.
2. A general register type of organization:

The instruction format in this type of computer needs three register address fields. Thus the instruction for an arithmetic addition may be written in an assembly language as

ADD R1, R2, R3
to denote the operation R1 $\square R 2+R 3$. The number of address fields in the instruction can be reduced from three to two if the destination register is the same as one of the source registers. Thusthe instruction

ADD R1, R2
would denote the operation $R 1 \square R 1+R 2$. Only register addresses for $R 1$ and $R 2$ need be specified in this instruction.

General register-type computers employ two or three address fields in their instruction format. Each address field may specify a processor register or a memory word. An instruction symbolized by

ADD R1, $x$
would specify the operation $R 1 \square R 1+M[X]$. It has two address fields, one for register $R 1$ and the other for the memory address $x$.
3. A stack organization:
computers with stack organization would have PUSH and POP instructions which require an address field. Thus the instruction

PUSH $x$
will push the word at address $x$ to the top of the stack. The stack pointer is updated
automatically. Operation-type instructions do not need an address field in stack-organized computers. This is because the operation is performed on the two items that are on top of the stack. The instruction

ADD
in a stack computer consists of an operation code only with no address field．This operation has theeffect of popping the two top numbers from the stack，adding the numbers，and pushing the sum into the stack．There is no need to specify operands with an address field since all operands are implied to be in the stack．
$\square$ To illustrate the influence of the number of addresses on computer programs，we will evaluate the arithmetic statement

$$
X=(A+B) \cdot(C+D)
$$

using zero，one，two，or three address instructions．We will use the symbols $A D D, S U B, M U L$ ， andDIV for the four arithmetic operations；MOV for the transfer－type operation；and LOAD and STORE for transfers to and from memory and AC register．We will assume that the operands are in memory addresses $A, B, C$ ，and $D$ ，and the result must be stored in memory at address X．
Three－Address instructions：

| $A D D$ | $R 1, A, B$ | $R 1 \leftarrow M[A]+M[B]$ |
| :--- | :--- | :--- |
| $A D D$ | $R 2, C, D$ | $R 2 \leftarrow M[C]+M[D]$ |
| $M O L$ | $X, R 1, R 2$ | $M[X] \leftarrow R 1 * R 2$ |

Two－Address instructions：

| MOV | $R 1, A$ | $R 1 \leftarrow M[A]$ |
| :--- | :--- | :--- |
| ADD | $R 1, B$ | $R 1 \leftarrow R 1+M[B]$ |
| MOV | $R 2, C$ | $R 2 \leftarrow M[C]$ |
| ADD | $R 2, D$ | $R 2 \leftarrow R 2+M[D]$ |
| MUL | $R 1, R 2$ | $R 1 \leftarrow R 1 * R 2$ |
| MOV | $X, R 1$ | $M[X] \leftarrow R 1$ |

One－Address instructions：
LOAD
ADD
STORE
LOAD
ADD
MOL
STORE

| A | $\mathrm{AC} \leftarrow \mathrm{M}[\mathrm{A}]$ |
| :---: | :---: |
| B | $\mathrm{AC} \leftarrow \mathrm{AC}+\mathrm{M}[\mathrm{B}]$ |
| T | M［T］¢ AC |
| C | $\mathrm{AC} \leftarrow \mathrm{M}[\mathrm{C}]$ |
| D | $\mathbf{A C} \leftarrow \mathrm{ACC}+\mathrm{M}[\mathrm{D}]$ |
| T | AC $\leftarrow \mathrm{AC*}$＊［T］ |
| X | $\mathbf{M}[\mathbf{X}] \leftarrow \mathbf{A C}$ |

Zero－Address instructions：

| PUSH | A | TOS $\leftarrow A$ |
| :--- | :--- | :--- |
| PUSH | B | TOS $\leftarrow \mathrm{B}$ |
| ADD |  | TOS $\leftarrow(A+B)$ |
| PUSH | $C$ | TOS $\leftarrow C$ |
| PUSH | D | TOS $\leftarrow D$ |
| ADD |  | TOS $\leftarrow(C+D)$ |
| MOL |  | TOS $\leftarrow(C+D) *(A+B)$ |
| POP | $X$ | M $[X] \leftarrow T O S$ |

RISC instructions：

| LOAD | R1，A | $\mathrm{R} 1 \sim \mathrm{M}[\mathrm{A}]$ |
| :---: | :---: | :---: |
| LOAD | R2，B | $\mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{B}]$ |
| LOAD | Rヨ，C | $\mathrm{R} \mathrm{\exists} \leftarrow \mathrm{M}[\mathrm{C}]$ |
| LOAD | R4，D | $\mathrm{RC} \leftarrow \mathrm{M}[\mathrm{D}]$ |
| ADD | R1，R1，R2 | $\mathrm{R} 1 \leftarrow \mathrm{Rl}+\mathrm{R} 己$ |
| ADD | Rヨ，Rヨ，R己 | $\mathrm{R} \exists \leftarrow \mathrm{R} \exists+\mathrm{R} 4$ |
| MOL | R1，R1，Rヨ | $\mathrm{R} 1 \leftarrow \mathrm{R} 1 * \mathrm{R} \mathrm{\exists}$ |
| STORE | X，R1 | $\mathrm{M}[\mathrm{X}] \leftarrow \mathrm{R} 1$ |

## Addressing Modes:

The operation field of an instruction specifies the operation to be performed. This operation must be executed on some data stored in computer registers or memory words. The way the operands are chosen during program execution is dependent on the addressing mode of the instruction. The addressing mode specifies a rule for interpreting or modifying the address field ofthe instruction before the operand is actually referenced.
in simple terms, Addressing mode is the way in which the location of an operand can be specified in an instruction. It generates an effective address (the actual address of the operand).
instruction format with mode field

| Opcode | Mode | Address |
| :---: | :---: | :---: |

Types of Addressing Modes:

1. Implied Mode
2. Immediate Mode
3. Register Mode
4. Register Indirect Mode:
5. Autoincrement or Autodecrement Mode
6. Direct Address Mode
7. Indirect Address Mode
8. Relative Address Mode
9. Indexed Addressing Mode
10. Base Register Addressing Mode

There are two modes that need no address field at all. These are the implied andimmediate modes.

1. Implied Mode: in this mode the operands are specified implicitly in the definition oftheinstruction.
For example, the instruction "complement accumulator (CMA)" is an implied-mode instruction because the operand in the accumulator register is implied in the definition of the instruction. In fact, all register reference instructions that use an accumulator are implied-mode instructions. zero-address instructions in a stack-organized computer are implied-mode instructions since the operands are implied to be on top of the stack.
2. Immediate Mode: in this mode the operand is specified in the instruction itself. In other words, an immediate-mode instruction has an operand field rather than an address field. The operand field contains the actual operand to be used in conjunction with the

Instruction
$\square$
operation specified in the instruction.
EX: LDAC \#34H
LDAC loads data from memory to
accumulator. Therefore, $A C=00110100$.

When the address field specifies a processor register, the instruction is saidto be in the register mode.
3. Register Mode: in this mode the operands are in registers that reside within the CPU. Theparticular register is selected from a register field in the instruction.

4. Register indirect Mode: in this mode the instruction specifies a register in the CPU whose contents give the address of the operand in memory. In other words, the selected register contains the address of the operand rather than the operand itself.


EX: LAC (RI)
If R1cotains the address of an operand in the memory, for example: address of anoperand is 2000 which contains a value 350. Result: 350 is stored in the AC.
5. Autoincrement Mode: This is similar to the register indirect mode except that the register is incremented or decremented after (or before) its value is used to access memory. The effective address of the operand is the contents of a register specified in the instruction. After accessing the operand, the contents of the register are automatically incremented


QR:5 instruction reads data from memory location $5: 10 \rightarrow$ store in $A C$
$A C=10$
$R: \sigma+1=6$.
to the next value.

## 6. Autodecrement Mode

The effective address of the operand is the contents of a register specified in the instruction. Before accessing the operand, the contents of this register are automatically decremented and then the value is accessed.


$$
\therefore A C=10 .
$$

sometimes the value given in the address field is the address of the operand, but sometimesit is just an address from which the address of the operand is calculated.
7. Direct Address Mode: in this mode the effective address is equal to the address part of the instruction. The operand resides in memory and its address is given directly by the address field of the instruction. In a branch-type instruction the address field specifies

the actual branch address.
Ex: LDAC 5000
This instruction reads the operand from the Memory location 5000. if the memory location 5000 contains a value 250, then it will be stored in AC.
8. Indirect Address Mode: in this mode the address field of the instruction gives the address where the effective address is stored in memory. control fetches the instruction from memory and uses its address part to access memory again to read the effective Instruction

address

Page 25

## EX: $\quad$ ADD (A), RI

$\square$ If $A$ is address of EA. For example: address of $A$ is 1000 which contains 3000,3000 is anaddress of an operand (EA).
$\square$ This instruction reads an operand from the location address 3000 and adds its contents toR.

A few addressing modes require that the address field of the instruction be added to the content of a specific register in the CPU. The effective address in these modes is obtained from the following computation:
$\square$ effective address $=$ address part of instruction + content of CPU register
The CPU register used in the computation may be the program counter, an index register, or a base register. In either case we have a different addressing mode which is used for a different application.


## 9. Relative Address Mode:

in this mode the content of the program counter is added to the address part of theinstruction in order to obtain the effective address.


$$
\therefore \quad A C=12 .
$$

EX:
$P C=$ address of next instruction, i.e., 1. The address given in the instruction is 5 Then
$E A=5+1=6$ which contains a value 12. Finally AC contains 12.
10. Indexed Addressing Mode:

In this mode the content of an index register is added to the address part of the instruction to obtain the effective address.


Register Set
Memory
Indexed Addressing Mode
EX: LDACA(XR)
Assume $\times R=100, A=500$
This instruction reads the operand from the effective address
(600)i.e., EA $=X R$ contents (index register) +500
$=100+500=600$
If memory location at 600 contains a value 55 (assume). This 55 will be stored in AC.

## 11. Base Register Addressing Mode:

in this mode the content of a base register is added to the address part of the instruction toobtain the effective address.
Ex: LDAC A(R)
Assume $R=1000$,
$A=50$
This instruction reads the operand from the effective address (1050)i.e.,
$E A=R$ contents (Base register) +50

$$
=1000+50=1050
$$

If memory location at 1050 contains a value 255 (assume), this 255 will be stored in AC.

Numerical Example:


| Address | Mernory |  |
| :---: | :---: | :---: |
| 200 | Load to AC | Mode |
| 201 | Address $=500$ |  |
| 202 | Next instruction |  |
|  |  |  |
| 399 | 450 |  |
| 400 | 700 |  |
| 500 |  |  |
|  | 800 |  |
|  |  |  |
| 600 | 900 |  |
|  |  |  |
| 702 | 325 |  |
|  |  |  |
| 800 | 300 |  |


| Addressing <br> Mode | Effective <br> Address | Content <br> of $A C$ |
| :--- | :---: | :---: |
| Direct address | 500 | 800 |
| Immediate operand | 201 | 500 |
| Indirect address | 800 | 300 |
| Relative address | 702 | 325 |
| Indexed address | 600 | 900 |
| Register | - | 400 |
| Register indirect | 400 | 700 |
| Autoincrement | 400 | 700 |
| Autodecrement | 399 | 450 |

Table (4): Tabular list of some addressing modes of numerical example.

## Data Transfer and Manipulation:

computers provide an extensive set of instructions to give the user the flexibility to carry out various computational tasks. The instruction set of different computers differ from each other mostly in the way the operands are determined from the address and mode fields.

Most computer instructions can be classified into three categories:

1. Data transfer instructions
2. Data manipulation instructions
3. Program control instructions

Data transfer instructions cause transfer of data from one location to another without changing the binary information content.
Data manipulation instructions are those that perform arithmetic, logic, and shift operations. Program control instructions provide decision-making capabilities and change the path taken by the program when executed in the computer.

The instruction set of a particular computer determines the register transfer operations and control decisions that are available to the user.

## 1. Data transfer instructions

Data transfer instructions move data from one place in the computer to another without changing the data content. The most common transfers are between memory and processor registers, between processor registers and input or output, and between the processor registers themselves. Table (5) gives a list of eight data transfer instructions used in many computers.

| Name | Mrnernonic |
| :--- | :--- |
| Load | LD |
| Store | ST |
| Move | MOV |
| Exchange | XCHI |
| Imput | INN |
| Output | OUT |
| Push | PUSH |
| Pop | POP |

## Table (5): Data Transfer instructions

* The load instruction has been used mostly to designate a transfer from memory to a processor register, usually an accumulator.
* The store instruction designates a transfer from a processor register into memory.
* The move instruction has been used in computers with multiple CPU registers to designate a transfer from one register to another. It has also been used for data transfers between CPUregisters and memory or between two memory words.
* The exchange instruction swaps information between two registers or a register and a memory word.
* The input and output instructions transfer data among processor registers and input or output terminals.
* The push and pop instructions transfer data between processor registers and a memory stack.

2. Data Manipulation instructions

Data manipulation instructions perform operations on data and provide the computational capabilities for the computer. The data manipulation instructions in a typical computer areusually divided into three basic types:
i. Arithmetic instructions
ii. Logical and bit manipulation instructions
iii. Shift instructions
i. Arithmetic instructions

| Name | Mnemonic |
| :--- | :--- |
| Increment | INC |
| Decrement | DEC |
| Add | ADD |
| Subtract | SUB |
| Multiply | MUL |
| Divide | DIV |
| Add with carry | ADDC |
| Subtract with borrow | SUBB |
| Negate (2's complement) | NEG |

Table (6): Aríthmetic Instructions

* A special carry flip-flop is used to store the carry from an operation. The instruction "add with carry" performs the addition on two operands plus the value of the carry from the previous computation.
* Similarly, the "subtract with borrow" instruction subtracts two words and a borrow whichmay have resulted from a previous subtract operation.
* The negate instruction forms the 2' s complement of a number.


## ii. Logical and Bit Manipulation instructions

Logical instructions perform binary operations on strings of bits stored in registers. They are useful for manipulating individual bits or a group of bits that represent binary-coded information. The logical instructions consider each bit of the operand

| Name | Mnemonic |
| :--- | :---: |
| Clear | CLR |
| Complement | COM |
| AND | AND |
| OR | OR |
| Exclusive-OR | XOR |
| Clear carry | CLRC |
| Set carry | SETC |
| Complement carry | COMC |
| Enable interrupt | EI |
| Disable interrupt | DI |

separately and treat itas a Boolean variable.
Table (7): Logic and Bit Manipulation instructions
iii. Shiftinstructions
instructions to shift the content of an operand are quite useful and are often provided in several variations. Shifts are operations in which the bits of a word are moved to the left or right. The bit shifted in at the end of the word determines the type of shift used. Shift instructions may specify logical shifts, arithmetic shifts, or rotate-type operations. In

| Name | Mnemonic |
| :--- | :--- |
| Logical shift right | SHR |
| Logical shift left | SHL |
| Arithmetic shift right | SHRA |
| Arithmetic shift left | SHLA |
| Rotate right | ROR |
| Rotate left | ROL |
| Rotate right through carry | RORC |
| Rotate left through carry | ROLC |

either case the shift may be to the right or to the left.
Table (8): Shift instructions
The rotate through carry instruction treats a carry bit as an extension of the register
whose word is being rotated. Thus a rotate-left through carry instruction transfers the carry bit into the rightmost bit position of the register, transfers the leftmost bit position into the carry and at the same time, and shifts the entire register to the left.

A possible instruction code format of a shift instruction may include five fields as follows:
OP REG TYPE RL COUNT
$O P$-operation code field
REG- a register address that specifies the location of the operandIYPE-a 2-bit field specifying the four different types of shifts RL-a 1-bit field specifying a shift right or left
cOUNT-a k-bit field specifying up to $2^{k}-1$ shifts

## Program control:

After the execution of a data transfer or data manipulation instruction, control returns to the fetch cycle with the program counter containing the address of the instructionnext in sequence.

On the other hand, a program control type of instruction, when executed, may change the address value in the program counter and cause the flow of control to be altered. In other words, program control instructions specify conditions for altering the content of the program counter, while data transfer and manipulation instructions specify conditions for data-processing operations.

The change in value of the program counter as a result of the execution of a program control instruction causes a break in the sequence of instruction execution. This is an important feature in digital computers, as it provides control over the flow of program execution and a capability for branching to different program segments.

| Name | Mnemonic |
| :--- | :--- |
| Branch | BR |
| Jump | JMP |
| Skip | SKP |
| Call | CALL |
| Return | RET |
| Compare (by subtraction) | CMP |
| Test (by ANDing) |  |
| Table (g) : Program control instructions |  |

Status Bit Conditions:
it is sometimes convenient to supplement the ALU circuit in the CPU with a status register where status bit conditions can be stored for further analysis. Status bits are also called condition-code bits or flag bits. Figure (6) shows the block diagram of an 8-bit ALC with a 4-bit status register. The four status bits are symbolized by $c$. $S, Z$, and $V$. The bits are set or cleared as a result of an operation performed in the ALU.

1. Bit $C$ (carry) is set to 1 if the end carry $C_{8}$ is 1 . It is cleared to 0 if the carry is 0 .
2. Bit $s$ (sign) is set to 1 if the highest-order bit $F_{7}$ is 1 . It is set to 0 if the bit is 0 .
3. Bit $z$ (zero) is set to 1 if the output of the ALU contains all o's. It is cleared to 0
otherwise. In other words, $z=1$ if the output is zero and $z=0$ if the output isnot zero.
4. Bit $\vee$ (overflow) is set to 1 if the exclusive-OR of the last two carries is equal to 1 , and cleared to 0 otherwise. This is the condition for an overflow when negative numbers are in 2 's complement. For the 8 -bit $A L U, V=1$ if the output is greater than +127 or less than -128 .


Figure (6): Status register bits
Conditional Branch instructions:
To change the flow of execution in the program we use some kind of branching instructions which are depending on the some conditions result.

Each mnemonic is constructed with the letter B (for branch) and an abbreviation of the condition name. When the opposite condition state is used, the letter $N$ (for no) is inserted to definethe 0 state. Thus BC is Branch on Carry, and BNC is Branch on No Carry.

If the stated condition is true, program control is transferred to the address specified by the instruction. If not, control continues with the instruction that follows. The conditional instructions can be associated also with the jump, skip, call, or return type of program control instructions.

| Mnemonic | Branch condition | Tested condition |
| :---: | :---: | :---: |
| BZ | Branch if zero | $Z=1$ |
| BNZ | Branch if not zero | $Z=0$ |
| BC | Branch if carry | $C=1$ |
| BNC | Branch if no carry | $C=0$ |
| BP | Branch if plus | $S=0$ |
| BM | Branch if minus | $S=1$ |
| BV | Branch if overflow | $V=1$ |
| BNV | Branch if no overflow | $V=0$ |
| Unsigned compare conditions ( $\boldsymbol{A}-B$ ) |  |  |
| BHI | Branch if higher | $A>B$ |
| BHE | Branch if higher or equal | $A \geq B$ |
| BLO | Branch if lower | $A<B$ |
| BLOE | Branch if lower or equal | $\boldsymbol{A} \leq \boldsymbol{B}$ |
| BE | Branch if equal | $A=B$ |
| BNE | Branch if not equal | $A \neq B$ |
| Signed compare conditions ( $\boldsymbol{A}-\boldsymbol{B}$ ) |  |  |
| BGT | Branch if greater than | $A>B$ |
| BGE | Branch if greater or equal | $A \geq B$ |
| BLT | Branch if less than | $A<B$ |
| BLE | Branch if less or equal | $A \leq B$ |
| BE | Branch if equal | $\boldsymbol{A}=\boldsymbol{B}$ |
| BNE | Branch if not equal | $A \neq B$ |

## Table (10): Condítional Branch Instructions

Example: consider an 8-bit ALU as shown in Figure (6). The largest unsigned number that can beaccommodated in 8 bits is 255. The range of signed numbers is between +127 and 128. Let $A=11110000$ and $B=00010100$. To perform $A-B$, the $A L U$ takes the 2 's complement of $B$ and adds it to $A$.

$$
\begin{aligned}
& A: 11110000 \\
& \bar{B}+1:+11111100 \\
& A-B: 1101100 \quad C=1 \quad S=1 \quad V=0 \quad Z=0
\end{aligned}
$$

The compare instruction updates the status bits as shown. $c=1$ because there is a carry out of the last stage. $s=1$ because the leftmost bit is $1 . v=0$ because the last two carries are both equal to 1 , and $Z=0$ because the result is not equal to 0 .

Subroutine call and Return:

A subroutine is a self-contained sequence of instructions that performs a given computational task. During the execution of a program, a subroutine may be called to perform its function many times at various points in the main program. Each time a subroutine is called, a branch is executed to the beginning of the subroutine to start executing its set of
instructions. After the subroutine has been executed, a branch is made back to the main program.

The instruction that transfers program control to a subroutine is known by different names. The most common names used are call subroutine, jump to subroutine, branch to subroutine, or brauch and save address.

A call subroutine instruction consists of an operation code together with an address that specifies the beginning of the subroutine. The instruction is executed by performing two operations:
(1) The address of the next instruction available in the program counter (the return address) is stored in a temporary location so the subroutine knows where to return, and
(2) control is transferred to the beginning of the subroutine. The last instruction of every subroutine, commonly called return from subroutine, transfers the return address from the temporary location into the program counter. This results in a transfer of program control tothe instruction whose address was originally stored in the temporary location.

The most efficient way is to store the return address in a memory stack. The advantage of using a stack for the return address is that when a succession of subroutines is called, the sequential return addresses can be pushed into the stack. The return from subroutine instruction causes thestack to pop and the contents of the top of the stack are transferred to the program counter. In this way, the return is always to the program that last called a subroutine. A subroutine call is implemented with the following microoperations:

$$
\begin{array}{ll}
S P \leftarrow S P-1 & \text { Decrement stack pointer } \\
M[S P] \leftarrow P C & \text { Push content of } P C \text { onto the stack } \\
P C \leftarrow \text { effective address } & \text { Transfer control to the subroutine }
\end{array}
$$

If another subroutine is called by the current subroutine, the new return address is pushed into the stack, and so on. The instruction that returns from the last subroutine is implemented by themicrooperations:

## $P C \leftarrow M[S P] \quad$ Pop stack and transfer to $P C$ $S P \leftarrow S P+1 \quad$ Increment stack pointer

By using a subroutine stack, all return addresses are automatically stored by the hardware in one unit. The programmer does not have to be concerned or remember where the return address was stored.
$\square$ A recursíve subroutineis a subroutine that calls ítself.

## Program interrupt:

Program interrupt refers to the transfer of program control from a currently running program to another service program as a result of an external or internal generated request. control returus to the original program after the service program is executed.

The interrupt procedure is, in principle, quite similar to a subroutine call except for three variations:
(1) The interrupt is usually initiated by an internal or external signal rather than from the execution of an instruction (except for software interrupt as explained later);
(2) The address of the interrupt service program is determined by the hardware rather than fromthe address field of an instruction; and
(3) An interrupt procedure usually stores all the information necessary to define the state of thecPU rather than storing only the program counter.

The state of the CPU at the end of the execute cycle (when the interrupt is recognized) is determined from:

1. The content of the program counter
2. The content of all processor registers
3. The content of certain status conditions

The collection of all status bit conditions in the CPU is sometimes called a program status word or PSW. The PSW is stored in a separate hardware register and contains the status information that characterizes the state of the CPU

The last instruction in the service program is a return from interrupt instruction. When this instruction is executed, the stack is popped to retrieve the old PSW and the return address. The PSW is transferred to the status register and the return address to the program counter. Thus the CPU state is restored and the original program can continue executing.

There are three major types of interrupts that cause a break in the normal execution of a program. They can be classified as:

1. External interrupts
2. Internal interrupts
3. Software interrupts

External interrupts come from input-output (LO) devices, from a timing device, from a círcuít monitoring the power supply, or from any other external source. Examples that cause external interrupts are l/O device requesting transfer of data, l/O device finished transfer of data etc.
internal interrupts arise from illegal or erroneous use of an instruction or data. Internal interrupts are also called traps. Examples of interrupts caused by internal error conditions are register overflow, attempt to divide by zero, an invalid operation code, stack overflow, and protection violation.
$\square$ External and internal interrupts are initiated from signals that occur in the hardware of the CPU. A software interrupt is initiated by executing an instruction. Software interrupt is a special call instruction that behaves like an interrupt rather than a subroutine call. It can be used by the programmer to initiate an interrupt procedure at any desired point in the program. The most
common use of software interrupt is associated with a supervisor call instruction. This instructionprovides means for switching from a CPU user mode to the supervisor mode.

## Reduced instruction Set computer (RISC):

$\rightarrow$ An important aspect of computer architecture is the design of the instruction set for the processor.
$\rightarrow$ Early computers had small and simple instruction sets, forced mainly by the need to minimize the hardware used to implement them.
$>$ As digital hardware became cheaper with the advent of integrated circuits, computer instructions tended to increase both in number and complexity. Many computers have instruction sets that include more than 100 and sometimes even more than 200 instructions. These computers also employ a variety of data types and a large number of addressing modes.

A computer with a large number of instructions is classified as a complex instruction set computer, abbreviated CISC.

In the early 1980s, a number of computer designers recommended that computers use fewer instructions with simple constructs so they can be executed much faster within the CPU without having to use memory as often. This type of computer is classified as a reduced instruction set computer or RISC.

## CISC characterístics

The major characteristics of cISC architecture are:

1. A large number of instructions-typically from 100 to 250 instructions
2. Some instructions that perform specialized tasks and are used infrequently
3. A large variety of addressing modes-typically from 5 to 20 different modes
4. variable-length instruction formats
5. Instructions that manipulate operands in memory

RISC Characteristics
The concept of RISC architecture involves an attempt to reduce execution time by simplifyingthe instruction set of the computer The major characteristics of RISC archítecture are:

1. Relatively few instructions
2. Relatively few addressing modes
3. Memory access limited to load and store instructions
4. All operations done within the registers of the CPU
5. Fixed-length, easily decoded instruction format
6. Single-cycle instruction execution
7. Hardwired rather than microprogrammed controlother characteristics attributed to RISC architecture
are:
8. A relatively large number of registers in the processor unit
9. use of overlapped register windows to speed-up procedure call and return 3. Efficient instruction pipelíne
10. Compiler support for efficient translation of high-level language programs intomachine language.

## Overlapped Register Windows

Procedure call and return occurs quite often in high-level programming languages. When translated into machine language, a procedure call produces a sequence of instructions that save register values, pass parameters needed for the procedure, and then calls a subroutine to execute the body of the procedure. After a procedure return, the program restores the old register values, passes results to the calling program, and returus from the subroutine. saving and restoring registers and passing of parameters and results involve time consuming operations.

A characteristic of some RISC processors is their use of overlapped register windows to provide the passing of parameters and avoid the need for saving and restoring register values.
Berkeley RISC 1
$\square$ one of the first projects intended to show the advantages of RISC architecture was conducted at the University of california, Berkeley.
$\square$ The Berkeley RISC 1 is a 32-bit integrated circuit CPU. It supports 32 -bit addresses and either 8-, 16-, or 32-bit data. It has a 32-bit instruction format and a total of 31 instructions.
$\square$ There are three basic addressing modes: register addressing, immediate operand, and relative to PC addressing for branch instructions. It has a register file of 138 registers arranged into 10 global registers and 8 windows of 32 registers in each.

UNIT-5
Memory Organization: Memory Hierarchy, Main Memory -RAM And ROM Chips, Memory Address map, Auxiliary memory-magnetic Disks, Magnetic tapes, Associate Memory,-Hardware Organization, Match Logic, cache Memory -Associative Mapping, Direct Mapping, Set associative mapping, writing in to cache and cache initialization, cache coherence, Virtual memory-Address space and memory space, Address mapping using pages, Associative memory
page table, page Replacement.

Memory Hierarchy


The total memory capacity of a computer can be visualized by hierarchy of components. Thememory hierarchy system consists of all storage devices contained in a computer system from the slow Auxiliary Memory to fast Main Memory and to smaller cache memory.

Auxillary memory access time is generally 1000 times that of the main memory, hence it is at thebottom of the hierarchy.

The main memory occupies the central position because it is equipped to communicate directly withthe CPU and with auxiliary memory devices through input/output processor (1/O).
When the program not residing in main memory is needed by the CPU, they are brought in from auxiliary memory. Programs not currently needed in main memory are transferred into auxiliary memory to provide space in main memory for other programs that are currently in use.

The cache memory is used to store program data which is currently being executed in the cPU.Approximate access time ratio between cache memory and main memory is about 1 to 7~10


## Memory Access Methods

Each memory type, is a collection of numerous memory locations. To access data from any memory, first it must be located and then the data is read from the memory location. Following are the methodsto access information from memory locations:

1. Random Access: Main memories are random access memories, in which each memory location has a unique address. Using this unique address any memory location can be reached inthe same amount of time in any order.
2. Sequential Access: This methods allows memory access in a sequence or in order.
3. Direct Access: In this mode, information is stored in tracks, with each track having a separateread/write head.

## Main Memory

The memory unit that communicates directly within the CPU, Auxillary memory and cache memory, is called main memory. it is the central storage unit of the computer system. It is a large and fast memory used to store data during computer operations. Main memory is made up of RAM and ROM, with RAM integrated circuit chips holing the major share.

- RAM: Random Access Memory

DRAM: Dynamic RAM, is made of capacitors and transistors, and must be refreshedevery 10~100 ms . It is slower and cheaper than SRAM.

SRAM: Static RAM, has a six transistor circuít in each cell and retains data,
untilpowered off.

Flashmemory.

- ROM: Read Only Memory, is non-volatile and is more like a permanent storage for information. It also stores the bootstrap loader program, to load and start the operating systemwhen computer is turned on. PROM (Programmable ROM), EPROM (Erasable PROM) and EEPROM (Electrically Erasable PROM) are some commonly used ROMS.


## Memory Address map:

- The addressing of memory can establish by means of a table that specifies the memory address assigned to each chip.
- The table, called a memory address map, is a pictorial representation of assigned addressspace for each chip in the system, shown in the table.
- To demonstrate with a particular example, assume that a computer system needs 512 bytes ofRAM and 512 bytes of ROM.
- The RAM and ROM chips to be used specified in figures.

| Component | Hexa <br> address | Address bus |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| RAM 1 | 0000-007F | 0 | 0 | 0 | $x$ | x | $\times$ | x | $\times$ | $x$ | $x$ |
| RAM 2 | 0080-00FF | 0 | - | 1 | $x$ | $\times$ | $\times$ | $\times$ | $x$ | $\times$ | $x$ |
| RAM 3 | 0100-017F |  | 1 | 0 | $x$ | x | $\times$ | x | $\times$ | $x$ | $x$ |
| RAM 4 | 0180-01FF | 0 | 1 | 1 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
| ROM | 0200-03FF | 1 | x | $x$ | x | $\times$ | x | x | x | x | $\times$ |

- The component column specifies whether a RAM or a ROM chip used.
- Moreover, The hexadecimal address column assigns a range of hexadecimal equivalent addresses for each chip.
- The address bus lines listed in the third column.
- Although there 16 lines in the address bus, the table shows only 10 lines because the other 6 not used in this example and assumed to be zero.
- The small x's under the address bus lines designate those lines that must connect to the address inputs in each chip.
- Moreover, The RAM chips have 128 bytes and need seven address lines. The ROM chip has 512 bytes and needs 9 address lines.
- The X's always assigned to the low-order bus lines: lines 1 through 7 for the RAM. And linesi through 9 for the ROM.
- It is now necessary to distinguish between four RAM chips by assigning to each a different address. For this particular example, we choose bus lines 8 and 9 to represent four distinct binary combinations.
- Also, The table clearly shows that the nine low-order bus lines constítute a memory space for RAM equal to $29=512$ bytes.
- The distinction between a RAM and ROM address done with another bus line. Here wechoose line 10 for this purpose.
- When line 100 , the CPU selects a RAM, and when this line equal to 1 , it selects the ROM.


## Auxilliary Memory

Devices that provide backup storage are called auxiliary memory. For example: magnetic disks and tapes are commonly used auxiliary devices. Other devices used as auxiliary memory aremagnetic drums, magnetic bubble memory and optical disks.

It is not directly accessible to the CPU, and is accessed using the input/Output channels.

## cache Memory

The data or contents of the main memory that are used again and again by CPU, are stored inthe cache memory so that we can easily access that data in shorter time.

Whenever the CPU needs to access memory, it first checks the cache memory. If the data is not foundin cache memory then the CPU moves onto the main memory. It also transfers block of recent data into the cache and keeps on deleting the old data in cache to accomodate the new one.

## Hit Ratio

The performance of cache memory is measured in terms of a quantity called hit ratio. Whenthe CPU refers to memory and finds the word in cache it is said to produce a hit. If the word is not found in cache, it is in main memory then it counts as a miss.
The ratio of the number of hits to the total CPU references to memory is called hit ratio. $H_{\text {it }}$ Ratio $=H_{\text {it }} /\left(H_{\text {it }}+\right.$ Miss $)$

## Associative Memory

It is also known as content addressable memory (CAM). It is a memory chip in which eachbit position can be compared. In this the content is compared in each bit cell which allows very fast table lookup. Since the entire chip can be compared, contents are randomly stored without considering addressing scheme. These chips have less storage capacity than regular memory chips.

## Memory Mapping and Concept of Virtual Memory

The transformation of data from main memory to cache memory is called mapping. There are 3 main types of mapping:

- Associative Mapping
- Dírect Mapping
- Set Associative Mapping


## Associative Mapping

The associative memory stores both address and data. The address value of 15 bits is 5
digit octal numbers and data is of 12 bits word in 4 digit octal number. A cpu address of 15 bits is placed in argument register and the associative memory is searched for matching address.


## Direct Mapping

The cPu address of 15 bits is divided into 2 fields. In this the $g$ least significant bits constitutethe index field and the remaining 6 bits constitute the tag field. The number of bits in index field is equal to the number of address bits required to access cache memory.


## Set Associative Mapping

The disadvantage of direct mapping is that two words with same index address can't reside in cache memory at the same time. This problem can be overcome by set associative mapping.

In this we can store two or more words of memory under the same index address. Each data word isstored together with its tag and this forms a set.


## Replacement Algorithms

Data is continuously replaced with new data in the cache memory using replacement algorithms.
Following are the 2 replacement algorithms used:

- FIFO - First in First out. Oldest item is replaced with the latest item.
- LRU - Least Recently used. Item which is least recently used by CPU is removed.


## Writing in to cache and cache initialization:

The benefit of write-through to main memory is that it simplifies the design of the computersystem. With write-through, the main memory always has an up-to-date copy of the line. So when read is done, main memory can always reply with the requested data.

If write-back is used, sometimes the up-to-date data is in a processor cache, and sometimes it is in main memory. If the data is in a processor cache, then that processor must stop main memory from replying to the read request, because the main memory might have a stale copy of the data. This is more complicated than write-through.

Also, write-through can simplify the cache coherency protocol because it doesn't need the Modifystate. The Modify state records that the cache must write back the cache line before it invalidates or evicts the line. In write-through a cache line can always be invalidated without writingback since memory already has an up-to-date copy of the line.

## cache coherence:

in a shared memory multiprocessor with a separate cache memory for each processor, it is possible to have many copies of any one instruction operand: one copy in the main memory and one ineach cache memory. When one copy of an operand is changed, the other copies of the operand must be changed also. cache coherence is the discipline that ensures that changes in the values of shared operands are propagated throughout the system in a timely fashion.

Virtual Memory

Virtual memory is the separation of logical memory from physical memory. This separation provideslarge virtual memory for programmers when only small physical memory is available.

Virtual memory is used to give programmers the illusion that they have a very large memory even though the computer has a small main memory. It makes the task of programming easier because theprogrammer no longer needs to worry about the amount of physical memory available.


Address mapping using pages:

- The table implementation of the address mapping is simplified if the information in theaddress space. And the memory space is each divided into groups of fixed size.
- Moreover, The physical memory is broken down into groups of equal size called blocks, which may range from 64 to 4096 words each.
- The term page refers to groups of address space of the same size.
- Also, consider a computer with an address space of $8 K$ and a memory space of $4 K$.
- If we split each into groups of 1K words we obtain eight pages and four blocks as shown inthe figure.
- At any given time, up to four pages of address space may reside in main memory in any oneof the four blocks.


Figure Address and Memory space split into group of 1 K words


Associative memory page table:
The implementation of the page table is vital to the efficiency of the virtual memory technique, for each memory reference must also include a reference to the page table. The fastest solution is a set of dedicated registers to hold the page table but this method is impractical for large page tables because of the expense. But keeping the page table in main memory could cause intolerable delays because even only one memory access for the page table involves a slowdown of 100 percent and large page tables can require more than one memory access. The solution is to augment the page table with special high-speed memory made up of associative registers or translation look aside buffers (TLBS) which are called ASSOCIATIVE MEMORY.
page replacement
The advantage of virtual memory is that processes can be using more memory than exists inthe machine; when memory is accessed that is not present (a page fault), it must be paged in (sometimes referred to as being "swapped in", although some people reserve "swapped in to refer to bringing in an entire address space).
swapping in pages is very expensive (it requires using the disk), so we'd like to avoid page faults asmuch as possible. The algorithm that we use to choose which pages to evict to make space for the new page can have a large impact on the number of page faults that occur.

```
UNIT-5
```

input-Output Organization: Peripheral Devices, input-Output interface, Asynchronous data transfer Modes of Transfer, Priority interrupt Direct memory Access, input - Output Processor (IOP)Pipeline And Vector Processing: Parallel Processing, Pipelining, Arithmetic Pipeline, instruction Pípeline, Dependencíes, Vector Processing.

## introduction:

The I/O subsystem of a computer provides an efficient mode of communication between the centralsystem and the outside environment. It handles all the input-output operations of the computer system.

## Perípheral Devices

input or output devices that are connected to computer are called peripheral devices. These devices are designed to read information into or out of the memory unit upon command from the CPU and areconsidered to be the part of computer system. These devices are also called peripherals. For example: Keyboards, dísplay uníts and prínters are common peripheral devices. There are three types of peripherals:

1. Input peripherals: Allows user input, from the outside world to the computer. Example: Keyboard, Mouse etc.
2. Output peripherals: Allows information output, from the computer to the outside world.Example: Printer, Monitor etc
3. Input-Output peripherals: Allows both input(from outised world to computer) as well as, output(from computer to the outside world). Example: Touch soreen etc.

## interfaces

interface is a shared boundary btween two separate components of the computer system which can be used to attach two or more components to the system for communication purposes.

There are two types of interface:

1. CPU inteface
2. I/O interface

Let's understand the 1/O interface in details,

## input-Output interface

Peripherals connected to a computer need special communication links for interfacing with CPU. in computer system, there are special hardware components between the CPU and peripherals to controlor manage the input-output transfers. These components are called input-output interface units because they provide communication links between processor bus and peripherals. They provide a method for transferring information between internal system and input-output devices.

## Asyuchronous Data Transfer

We know that, the internal operations in individual unit of digital system are synchronized by meansof clock pulse, means clock pulse is given to all registers within a unit, and all data transfer among internal registers occur simultaneously during occurrence of clock pulse. Now, suppose any two units of digital system are designed independently such as CPU and 1/O interface.

And if the registers in the interface (1/O interface) share a common clock with CPU registers, then transfer between the two units is said to be synchronous. But in most cases, the internal timing in eachunit is independent from each other in such a way that each uses its own private clock for its internal registers. In that case, the two units are said to be asynchronous to each other, and if data transfer occur between them this data transfer is said to be Asynchronous Data Transfer.

But, the Asynchronous Data Transfer between two independent units requires that control signals betransmitted between the communicating units so that the time can be indicated at which they send data.

This asynchronous way of data transfer can be achieved by two methods:

1. One way is by means of strobe pulse which is supplied by one of the units to other unit. When transfer has to occur. This method is known as "strobe control".
2. Another method commonly used is to accompany each data item being transferred with a control signal that indicates the presence of data in the bus. The unit receiving the dataitem responds with another signal to acknowledge receipt of the data.This method of data transfer between two independent units is said to be "Handshaking".

The strobe pulse and handshaking method of asynchronous data transfer are not restricted to 1/O transfer.in fact, they are used extensively on numerous occasion requiring transfer of data between two independent units. So, here we consider the transmitting unit as source and receiving unit as destination.
As an example: The CPU, is the source during an output or write transfer and is the destination unitduring input or read transfer.

And thus, the sequence of control during an asynchronous transfer depends on whether the transfer is initiated by the source or by the destination.

So, while discussing each way of data transfer asynchronously we see the sequence of control in
bothterms when it is initiated by source or when it is initiated by destination. In this way, each way of datatransfer, can be further divided into parts, source initiated and destination initiated.

We can also specify, asynchronous transfer between two independent units by means of a timingdiagram that shows the timing relationship that exists between the control and the data buses.

Now, we will discuss each method of asynchronous data transfer in detail one by one.

## 1. Strobe control:

The strobe control method of asynchronous data transfer employs a single control line to time each transfer. This control line is also known as strobe and it may be achieved either by source or
destination, depending on which initiate transfer.

## Source initiated strobe for data transfer:

The block diagram and timing diagram of strobe initiated by source unit is shown in figure below:

a) Block Diagram


Strobe
b) Timing Diagram
in block diagram we see that strobe is initiated by source, and as shown in timing diagram, thesource unit first places the data on the data bus. After a brief delay to ensure that the data settle to a steady value, the source activates a strobe pulse. The information on data bus and strobe control signal remain in the active state for a sufficient period of time to allow the destination unit to receive the data. Actually, the destination unit, uses a falling edge of strobe control to transfer the contents of data bus to one of its internal registers. The source removes the data from the data bus after it disables its strobe pulse. New valid data will be available only after the strobe is enabled again.

## Destination-initiated strobe for data transfer:

The block diagram and timing diagram of strobe initiated by destination is shown in figure below:

in block diagram, we see that, the strobe initiated by destination, and as shown in timing diagram, the destination unit first activates the strobe pulse, informing the source to provide the data. The source unit responds by placing the requested binary information on the data bus. The data must be valid and remain in the bus long enough for the destination unit to accept it. The falling edge of strobe pulse can be used again to trigger a destination register. The destination unit then disablesthe strobe.And source removes the data from data bus after a per determine time interval.

Now, actually in computer, in the first case means in strobe initiated by source - the strobe may be a memory-write control signal from the CPU to a memory unit. The source, CPU, places the word on the data bus and informs the memory unit, which is the destination, that this is a write operation.

And in the second case i.e, in the strobe initiated by destination - the strobe may be a memory readcontrol from the CPU to a memory unit. The destination, the CPU, initiates the read operation to inform the memory, which is a source unit, to place selected word into the data bus.

## 2. Handshaking:

The disadvantage of strobe method is that source unit that initiates the transfer has no
way oflenowing whether the destination has actually received the data that was placed in the
bus. Similarly, a destination unit that initiates the transfer has no way of knowing whether thesource unit, has actually placed data on the bus.

This problem can be solved by handshaking method.
Hand shaking method introduce a second control signal line that provides a replay to the unit that initiates the transfer.

In it, one control line is in the same direction as the data flow in the bus from the source to destination. It is used by source unit to inform the destination unit whether there are valid data
in the bus. The other control line is in the other direction from destination to the source.lt is
used by the destination unit to inform the source whether it can accept data. And in it also, sequence of control depends on unit that initiate transfer. Means sequence of control depends whether transfer is initiated by source and destination. Sequence of control in both of them are described below:

## Source initiated Handshaking:

The source initiated transfer using handshaking lines is shown in figure below:

a) Block Diagram

b) Iiming Diagram

Source Unit


## c) Sequence Diagram(Sequence of events)

In its block diagram, we se that two handshaking lines are "data valid", which is generated by thesource unit, and "data accepted", generated by the destination unit.

The timing diagram shows the timing relationship of exchange of signals between the two units. Means as shown in its timing diagram, the source initiates a transfer by placing data on the bus and enabling its data valid signal. The data accepted signal is then activated by destination unit after it accepts the data from the bus. The source unit then disable its data valid signal which invalidates the data on the bus. After this, the destination unit disables its data accepted signal and the system goes into initial state. The source unit does not send the next data item until after the destination unit shows its readiness to accept new data by disabling the data accepted signal.

This sequence of events described in its sequence diagram, which shows the above sequence inwhich the system is present, at any given time.

## Destination initiated handshaking:

The destination initiated transfer using handshaking lines is shown in figure below:

in its block diagram, we see that the two handshaking lines are "data valid", generated by the source unit, and "ready for data" generated by destination unit. Note that the name of signal data accepted generated by destination unit has been changed to ready for data to reflect its new meaning.
in it, transfer is initiated by destination, so source unit does not place data on data bus until it receives ready for data signal from destination unit. After that, hand shaking process is some as that ofsource initiated.

The sequence of event in it are shown in its sequence diagram and timing relationship betweensignals is shown in its timing diagram.

Thus, here we can say that, sequence of events in both cases would be identical. If we consider ready for data signal as the complement of data accept. Means, the only difference between source and destination initiated transfer is in their choice of initial state.

## Modes of 1/O Data Transfer

Data transfer between the central unit and I/O devices can be handled in generally three types of modes which are given below:

1. Programmed I/O
2. Interrupt inítiated $1 / 0$
3. Direct Memory Access

## Programmed 1/O

Programmed 1/O instructions are the result of 1/0 instructions written in computer program. Eachdata item transfer is initiated by the instruction in the program.
usually the program controls data transfer to and from CPU and peripheral. Transferring data underprogrammed $1 / O$ requires constant monitoring of the peripherals by the CPU.

## interrupt initiated 1/0

in the programmed 1/O method the CPU stays in the program loop until the 1/O unit indicates thatit is ready for data transfer. This is time consuming process because it keeps the processor busy needlessly.

This problem can be overcome by using interrupt initiated 1/O. In this when the interface determines that the peripheral is ready for data transfer, it generates an interrupt. After receiving the interrupt signal, the CPU stops the task which it is processing and service the $1 / 0$ transfer and then returns back to íts previous processing task.

## Dírect Memory Access

Removing the CPU from the path and letting the peripheral device manage the memory buses directly would improve the speed of transfer. This technique is known as DMA.

In this, the interface transfer data to and from the memory through memory bus. A DMA controller manages to transfer data between peripherals and memory unit.

Many hardware systems use DMA such as disk drive controllers, graphic cards, network cards and soundcards etc. It is also used for intra chip data transfer in multicore processors. In DMA, CPU would initiatethe transfer, do other operations while the transfer is in progress and receive an interrupt from the DMA controller when the transfer has been completed.

## Prioríty interrupt

A priority interrupt is a system which decides the priority at which various devices, which generates the interrupt signal at the same time, will be serviced by the CPU. The system has authority todecide which conditions are allowed to interrupt the CPU, while some other interrupt is being serviced. Generally, devices with high speed transfer such as magnetic disks are given high priority and slow devices such as keyboards are given low priority.

When two or more devices interrupt the computer simultaneously, the computer services the device with the higher priority first.

## DIRECT MEMORY ACCESS

Block of data transfer from high speed devices, Drum, Disk, Tape

CPU bus signals for DMA transfer


Block diagram of DMA controller


* DMA controller - interface which allows I/O transfer directly betweenMemory and Device, freeing CPU for other tasks
* CPU inítializes DMA controller by sending
memoryaddress and the block size number
of words)

DMA TRANSFER


## Input/output Processor

An input-output processor (IOP) is a processor with direct memory access capability. In this, thecomputer system is divided into a memory unit and number of processors.
Each IOP controls and manage the input-output tasks. The IOP is similar to CPU except that it handles only the details of $1 / 0$ processing. The IOP can fetch and execute its own instructions. TheseIOP instructions are designed to manage I/O transfers only.

## Block Diagram of $1 / 0$ Processor:

Below is a block diagram of a computer along with various $1 / O$ Processors. The memory unit occupies thecentral position and can communicate with each processor.

The CPU processes the data required for solving the computational tasks. The IOP provides a path for transfer of data between peripherals and memory. The CPU assigns the task of initiating the 1/O program.
The IOP operates independent from CPU and transfer data between peripherals and memory.


The communication between the IOP and the devices is similar to the program control method of transfer. And the communication with the memory is similar to the direct memory access method.
in large scale computers, each processor is independent of other processors and any processor can initiatethe operation.

The CPU can act as master and the IOP act as slave processor. The CPU assigns the task of initiating operations but it is the IOP, who executes the instructions, and not the CPU. CPU instructions provide operations to start an 1/O transfer. The IOP asks for CPU through interrupt.
instructions that are read from memory by an IOP are also called commands to distinguish them from instructions that are read by CPU. Commands are prepared by programmers and are stored in memory. Command words make the program for IOP. CPU informs the IOP where to find the commands in memory.

# II B. Tech I Semester Regular Examinations, March - 2021 COMPUTER ORGANIZATION 

(Com to CSE, IT)
Time: 3 hours
Max. Marks: 75
Answer any FIVE Questions each Question from each unit
All Questions carry Equal Marks

1 a) Draw and explain Von Neumann Architecture. Explain Moore's Law.
b) Give the major characteristics of RISC and CISC architectures.

Or
2 a) Explain IEEE-754 model for floating point representation.
b) Explain about Booth's multiplication algorithm and solve Multiply 7 and 3 .

3 a) Explain the I/O instructions and type of I/O instructions.
b) Write a program to evaluate the arithmetic statement $\mathrm{A}=\mathrm{X}-\mathrm{Y}+\mathrm{C} / \mathrm{P}+\mathrm{Q}$ using a stack organized computer with zero address instructions.

Or
4 a) Explain about computer registers set in detailed.
b) Explain indirect address mode and how the effective address is calculated in this case.
5 a) Write the procedure to mitigate number of bits in micro instructions.
b) Explain arithmetic micro operations with examples.

Or
6 a) What is a micro-operation of list and explain the four categories of the most common micro-operations?
b) Differentiate the relative addressing and index addressing modes.

7 a) Discuss about Cache-mapping functions.
b) What is associative memory? Explain with the help of block diagram. Also mention the situation in which associative memory can be effective utilized.

Or
8 a) Explain the Direct mapping in cache memory with an example.
b) Explain about Direct Memory Access (DMA).

9 a) Explain instruction pipeline with neat timing diagram.
b) Discuss Flynn's classification of computer.

Or
10 a) Draw and explain arithmetic pipeline for floating point multiplication.
b) Explain about Interconnection network.

# II B. Tech I Semester Regular Examinations, March - 2021 COMPUTER ORGANIZATION 

(Com to CSE, IT)
Time: 3 hours
Max. Marks: 75

## Answer any FIVE Questions each Question from each unit <br> All Questions carry Equal Marks

1 a) Discuss Arithmetic addition and subtraction with signed-2's complement representation.
b) Is there any alternate of Von-Neumann architecture? If exists than give the basic idea of them.

Or
2 a) Discuss modified Booth algorithm with suitable example.
b) Discuss the advantages, disadvantages, and applications of i) Excess -3 code ii) Gray Code(Illustrate with one example each)
3 a) Explain the significance of the shift micro operations.
b) Explain about Arithmetic Micro operations in detailed.

4 a) What is the difference between a direct and an indirect address instruction? How many references to memory are needed for each type of instruction to bring an operand into a processor register?
b) How an interrupt is recognized? Explain the interrupt cycle.

5 a) What are addressing modes? Give an overview of the addressing modes.
b) Justify the statement "Stack computer consist of an operation code only with no address field".

Or
6 a) Discuss the different addressing modes of an instruction.
b) How stack is implemented in a general microprocessor system.

7 a) What is virtual memory? With the help of neat sketch explain the method of virtual to physical address translation.
b) Explain the READ and WRITE operations in Associative Memory.

8 a) What is cache memory? Explain different types of mapping from main memory to cache memory.
b) Give the hardware organization of associative memory. Why associative memory is faster than other memories. Deduce the logic equation used to find the match in the associative memory.
9 a) Explain about pipeline multiplexer.
b) Write short note on i) Magnetic Disks ii) Magnetic tapes

10 a) Draw and explain arithmetic pipeline for floating point addition.
b) Explain about Hypercube and Mesh network.

# II B. Tech I Semester Regular Examinations, March - 2021 COMPUTER ORGANIZATION 

(Com to CSE, IT)
Time: 3 hours
Max. Marks: 75

## Answer any FIVE Questions each Question from each unit <br> All Questions carry Equal Marks

1 a) Explain with the help of an example, the use of hamming code as error detection and correction code.
b) State the condition in which overflow occurs in case of addition \& subtraction of two signed 2's complement number. How is it detected?

Or
2 a) Convert hexadecimal number F2A7C2 to binary and octal numbers.
b) Explain the computer hierarchy of computer systems.

3 a) Design a hardware circuit to implement logical shift, arithmetic shift and circular shift operations. State your design specifications.
b) Explain how logic micro operation is work with suitable example?

Or
4 a) A computer uses a memory unit with 256 K words of 32 bits each. A binary Instruction code is stored in one word of memory. The instruction has four parts: an indirect bit, an operation code, a register code part to specify one of 64 registers, and an address part.
(a) How many bits are there in the operation code, the register code part, and the address part?
(b) How many bits are there in the data and address inputs of the memory?
b) Explain the following with respect to logic micro operations
i) Selective Set ii) Selective Complement iii) Selective Clear iv) Mask

5 a) What do you mean by addressing mode? Explain the following addressing modes with examples.
i) Index addressing mode ii) Relative addressing mode
b) What are different instruction formats we are using?

## Or

6 a) Explain various types of interrupts in detail.
b) Explain the difference between hardwired control and micro programmed control. Is it possible to have a hardwired control associated with a control memory?
7 a) Explain in detail the different mappings used for cache memory.
b) Discuss the main features of associative memory Page Table. How does it work in mapping the virtual address into Physical memory address?

Or
8 a) Draw the block diagram of a DMA controller and explain its functioning?
b) Explain about the direct mapping.

9 a) Formulate a four segment instruction pipeline for a computer. Specify the operation to be performed in each segment.
b) Draw and explain arithmetic pipeline for floating point multiplication.

Or
10 a) What is pipelining? Name the two pipeline organizations. Explain about the arithmetic pipeline with the help of an example.
b) Explain the characteristics of multiprocessor system.

# II B. Tech I Semester Regular Examinations, March - 2021 <br> COMPUTER ORGANIZATION 

(Com to CSE, IT)
Time: 3 hours Max. Marks: 75

## Answer any FIVE Questions each Question from each unit All Questions carry Equal Marks

1 a) Draw and explain Von Neumann Architecture. Explain Moore's Law.
b) Discuss Arithmetic addition and subtraction with signed-2's complement representation.

Or
2 a) Difference between RISC and CISC architectures.
b) Explain about Booth's multiplication algorithm and solve Multiply 9 and 7.

3 a) Explain the I/O instructions and type of I/O instructions.
b) Explain the significance of the shift micro operations.

Or
4 a) Design a hardware circuit to implement logical shift, arithmetic shift and circular shift operations. State your design specifications.
b) Explain indirect address mode and how the effective address is calculated in this case.
5
a) Write the procedure to mitigate number of bits in micro instructions.
b) Justify the statement "Stack computer consist of an operation code only with no address field".

Or
6 a) What is a micro-operation of list and explain the four categories of the most common micro-operations?
b) What do you mean by addressing mode? Explain the following addressing modes with examples.
i) Index addressing mode ii) Relative addressing mode.

7 a) What is cache memory? Explain different types of mapping from main memory to cache memory.
b) What is associative memory? Explain with the help of block diagram. Also mention the situation in which associative memory can be effective utilized.

Or
8 a) Discuss the main features of associative memory Page Table. How does it work in mapping the virtual address into Physical memory address?
b) Explain about Direct Memory Access (DMA).

9 a) Explain instruction pipeline with neat timing diagram.
b) Explain about Hypercube and Mesh network.

Or
10 a) Draw and explain arithmetic pipeline for floating point multiplication.
b) Explain about Interconnection network.

## II B. Tech I Semester Supplementary Examinations, September - 2021 COMPUTER ORGANIZATION <br> (Com to CSE, IT)

Time: 3 hours
Max. Marks: 75

## Answer any FIVE Questions each Question from each unit All Questions carry Equal Marks

1 a) Explain how a binary number can be converted to an octal and a hexadecimal number.
b) Explain in detail about fixed-point representation.

Or
2 a) Design a 4-bit odd parity generator and checker and explain it.
b) Draw a flowchart which explains multiplication of two signed magnitude fixed point number.
3 a) With the help of block diagram, explain the 4-bit binary subtractor.
b) With the help of a diagram explain one stage of arithmetic logic shift unit.

## Or

4 a) Discuss in brief about the flowchart for basic computer operations.
b) What is interrupt? Explain different types of interrupt.

5 a) Illustrate the use of various addressing mode with examples.
b) List and explain the functions of control unit.

Or
6 a) Writ about symbolic micro program and binary micro program.
b) Discuss the two techniques to design the control unit.
a) Explain the various available formats and storage capability of DVD.
b) What do you mean by the associative memory? Give the Hardware organization of associative memory.

Or
8 a) Discuss the various cache block replacement algorithms.
b) What are the different kinds of DMA? Explain.

9 a) Explain multiprocessor system and its characteristics.
b) Discuss the functioning of crossbar switching network.

Or
10 a) Explain the concept of speedup ratio with an example.
b) Mention the pipeline conflicts that cause the instruction pipeline to deviate from its [7M] normal operation.

