### **COMPUTER ORGANIZATION**

#### I B.TECH II SEM FOR

CSE

(JNTUK)

(R20)

# HUMANITIES & BASIC SCIENCES DEPARTMENT



# V S M COLLEGE OF ENGINEERING

# RAMCHANDRAPURAM

E.G. Dt. - 533255

# **VSM COLLEGE OF ENGINEERING**

#### RAMACHANDRAPURAM

#### **1-2 Semester**

#### **COMPUTER ORGANIZATION**

**UNIT I:** Digital Computers and Data Representation: Introduction ,Numbering Systems, Decimal to Binary Conversion, Binary Coded Decimal Numbers, Weighted Codes, Self Complementing Codes, Cyclic Codes, Error Detecting Codes, Error Correcting Codes, Hamming Code for Error Correction, Alphanumeric Codes, ASCI Code Data Representation: Data types, Complements, Fixed Point Representation, Floating Point Representation. Boolean Algebra and Logical gates: Boolean Algebra :Theorems and properties, Boolean functions, canonical and standard forms , minimization of Boolean functions using algebraic identities; Karnaugh map representation and minimization using two and three variable Maps ;Logical gates ,universal gates and Two-level realizations using gates : AND-OR, OR-AND, NAND-NAND and NOR-NOR structures.

**UNIT II:** Digital logic circuits: Combinatorial Circuits: Introduction, Combinatorial Circuit Design Procedure, Implementation using universal gates, Multi-bit adder, Multiplexers, Demultiplexers, Decoders Sequential Switching Circuits: Latches and Flip-Flops, Ripple counters using T flip-flops; Synchronous counters: Shift Registers; Ring counters

**UNIT III:** Computer Arithmetic: Addition and subtraction, multiplication Algorithms, Booth multiplication algorithm, Division Algorithms, Floating – point Arithmetic operations. Register Transfer language and microinstructions :Bus memory transfer, arithmetic and logical micro-operations, shift and rotate micro-operations Basic Computer Organization and Design: Stored program concept, computer Registers, common bus system, Computer instructions, Timing and Control, Instruction cycle, Memory Reference Instructions, Input–Output configuration and program Interrupt.

**UNIT IV:** Microprogrammed Control: Control memory, Address sequencing, microprogram example, design of control unit. Central Processing Unit: General Register Organization, Instruction Formats, Addressing modes, Data Transfer and Manipulation, Program Control: conditional Flags and Branching

**UNIT V:** Memory Organization: Memory Hierarchy, Main Memory, Auxiliary memory, Associate Memory, Cache Memory. Input-Output Organization: Input-Output Interface, Asynchronous data transfer, Modes of Transfer, Priority Interrupt Direct memory Access.

**Text Books:** 1. Digital Logic and Computer Design,Moriss Mano,11thEdition,PearsonEducation. 2. Computer System Architecture,3rded., M.MorrisMano, PHI

Reference Books: 1. Digital Logic and Computer Organization, Rajaraman,Radhakrishnan,PHI,2006 2. Computer Organization, 5thed.,Hamacher, VranesicandZaky,TMH,2002 3. Computer Organization & Architecture :Designing for Performance, 7thed., William Stallings, PHI, 2006 Course Outcomes: By the end of the course the student will be able to

- > Demonstrate and understanding of the design of the functional units of a digital computer system.
- > Relate Postulates of Boolean algebra and minimize combinational functions.
- > Recognize and manipulate representations of numbers stored in digital computers.
- > Build the logic families and realization of logic gates.
- > Design and analyze combinational and sequential circuits.
- Recall the internal organization of computers, CPU, memory unit and Input/Outputs and the relations between its main components.
- Solve elementary problems by assembly language programming.

## VSM COLLEGE OF ENGINEERING RAMACHANDRAPURAM DEPARTMENT OF HUMANITIES AND BASIC SCIENCES

Course Title	Year/Sem	Branch	Periods per Week
COMPUTER	I / II	CSE	6
ORGANIZATION		BRANCH	

#### **Course Outcomes:**

By the end of the course the student will be able to

- Demonstrate and understanding of the design of the functional units of a digital computer system.
- > Relate Postulates of Boolean algebra and minimize combinational functions.
- Recognize and manipulate representations of numbers stored in digital computers.
- > Build the logic families and realization of logic gates.
- > Design and analyze combinational and sequential circuits.
- Recall the internal organization of computers, CPU, memory unit and Input/Outputs and the relations between its main components.
- Solve elementary problems by assembly language programming.

Unit No	Outcomes	Name of the Topic	No. of Periods required	Total Periods	Reference Book	Methodology to be adopted
		Unit-1 Digital Computers and Data Representation				
		Introduction ,Numbering Systems	1			Black Board
		Decimal to Binary Conversion, Binary Coded Decimal Numbers, Weighted Codes, Self Complementing Codes,	2			Black Board
		Cyclic Codes, Error Detecting Codes, Error Correcting Codes,	2			E-Class Room
	I       Demonstrate       A         and       I       I         understanding       O         of the design of       I         the functional       I         units of a       I         digital       I         computer       I         system.       I         I       I         I       I         I       I         I       I         I       I	Hamming Code for Error Correction, Alphanumeric Codes, ASCI Code, Data Representation: Data types, Complements,	2			E-Class Room
Ι		Fixed Point Representation, Floating Point Representation.	1	14	T1, T2 R20	E-Class Room
		<b>Boolean Algebra</b> :Theorems and properties, Boolean functions, canonical and standard forms	1			Seminar
		minimization of Boolean functions using algebraic identities;	1			Black Board
		Karnaugh map representation and minimization using two and three variable Maps	2			Black Board
		Logical gates ,universal gates and Two- level realizations using gates : AND- OR, OR-AND, NAND-NAND and NOR-NOR structures	2			E-Class Room

		Unit-2 Digital logic circuits, Sequential Switching Circuits				
	<u>CO 2</u> :	Combinatorial Circuits: Introduction, Combinatorial Circuit Design Procedure	1			Black Board
Relate Postulates of	Relate Postulates of	late Implementation using universal gates,				E-Class Room
II	Boolean algebra and	Multiplexers, Demultiplexers, Decoders	2	9	T1, T2 R20	E-Class Room
cor	minimize combinational functions	Latches and Flip-Flops, Ripple counters using T flip-flops	2			Black Board
		Synchronous counters: Shift Registers; Ring counters	2			E-Class Room
		Unit-3 Computer Arithmetic, Register Transfer language and microinstructions, Basic Computer Organization and				

		Computer Organization and Design				
		Addition and subtraction, multiplication Algorithms	2			Black Board
		Booth multiplication algorithm, Division Algorithms	2			E-Class Room
		Floating – point Arithmetic operations	2			Black Board
	CO 3 : Recognize and manipulate representations of numbers stored in digital computers	Bus memory transfer, arithmetic and logical micro-operations	2			Black Board
		shift and rotate micro-operations	1	1.7	T1, T2	Black Board
111		Stored program concept, computer Registers, common bus system	- <u> </u>	R20	E-Class Room	
		Computer instructions, Timing and Control	2			Black Board
		Instruction cycle, Memory Reference Instructions	2		Black Board	
		Input–Output configuration and program Interrupt	2			E-Class Room

		Unit-4 Micro programmed Control , Central Processing Unit				
	<u>CO4</u> :	Control memory, Address sequencing	2			Black Board
	Build the logic families	Micro program example, design of control unit	2	4		Black Board
IV	and realization of logic gates,	General Register Organization, Instruction Formats	2	- 10	T1, T2	E-Class Room
	Design and analyze combinational	Addressing modes, Data Transfer and Manipulation	2		R20	E-Class Room
	and sequential circuits.	Program Control: conditional Flags and Branching	2			Black Board
		Unit-4 Memory Organization , Input-Output Organization				
	CO5: Recall the	Memory Hierarchy	2			Black Board
	internal organization of computers, CPU,	Main Memory , Auxiliary memory	2			E-Class Room
v	memory unit and Input/Outputs and the relations	Associate Memory , Cache Memory	2	10	T1, T2 R20	Black Board
	between its main components , Solve	Input-Output Interface, Asynchronous data transfer	2			E-Class Room
	elementary problems by assembly language programming	Modes of Transfer, Priority Interrupt Direct memory Access	2			Black Board

	TOTAL	60	

**Text Books:** 1. Digital Logic and Computer Design, Moriss Mano, 11thEdition, PearsonEducation. 2. Computer System Architecture, 3rded., M.MorrisMano, PHI

Reference Books: 1. Digital Logic and Computer Organization, Rajaraman, Radhakrishnan,PHI,2006 2. Computer Organization, 5thed.,Hamacher, VranesicandZaky,TMH,2002 3. Computer Organization & Architecture : Designing for Performance, 7thed., William Stallings, PHI, 2006

**Faculty Member** 

Head of the Department

Principal

# **UNIT - 1**

Starrage in the second se

Introduction :- <u>Computer</u> is a machine that can stoke and peocess information. Most computers kely on a binary system that uses two variables 0 and 1 to complete tasks system that uses two variables 0 and 1 to complete tasks such as storing data calculating algorithms and displaying information. <u>Organization</u> :- Group of people who work together and to reach a goal by using peoper system. <u>System</u> :- A set of things working together to accomplish particular Goal. <u>Ea</u>:- School system, college system and Raelway system. <u>Number system</u> :- Represent data in digital form.

Contract of

Binder Number System: - A Number is made up of a collection of digits and it has two parts. (a) Genteger part (b) Exaction part Bolt are separated by a radia point (c). The number is represented as d, d, ---- d, do j, d, d, --- d Integer part Radia Fractional Point Part. Number systems are classified as Binary Number system

- (6) Decemel Number System
- (C) Octal Number system

a

(6)

いいのないで

(a) Hena decemal Nuesober system.

the Binary number system is a Redia-2. This is represented internal of 0 and 1. The Redia point is Known as the binary point and 0 and 1 is a binary bits.

The decimal number system is a radia -10. These are 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9 (0-9). The radia point is Known as decimal point.

Octal number system is a radia 8. They are 0, 1, 7, 3, 4, 5, 6, and 7 (0-7). The radia point is known as actal Doint.

Decimal number system to Binazep number system conversion.  

$$\begin{array}{c}
(25)_{10} = (?)_{2} \\
(25)_{10} = (?)_{2} \\
(25)_{10} = (?)_{2} \\
(25)_{10} = (?)_{2} \\
(25)_{10} = (?)_{2} \\
(25)_{10} = (?)_{2} \\
(25)_{10} = (?)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\
(25)_{10} = (1001)_{2} \\$$

1 1 1 1 1 A

200 - 12 - 1 - 1

 $= \frac{\text{Feartfonal part }'_{-}}{3} \underbrace{(0.25)}_{10} = \underbrace{(2)}_{2} \\ \text{Top to}_{2} \\ \text{Bottom}_{3} \\ 0.35 \\ \times 2 = 0.5 \\ 0.5 \\ \times 2 = 1.0 \\ 0.0 \\ \times 2 = 0.0 \\ 0 \end{bmatrix}$ 

14238 m 5-

4 × 14 10 500

the second

0.0 X2 = 0 -> ignore it Whenevers we get repeated Numbers just ignore it

 $(.(0.25) = (0.010)_{2}$ 

(1) 
$$(0.8125) = (?)$$

1 148- WTT

- $0.8125 \times 2 = 1.6250 \rightarrow 1$   $0.6250 \times 2 = 1.250 \rightarrow 1$  $0.250 \times 2 = 0.50 \rightarrow 0$
- 0.50 X 2 = 1.0 -> 1
- 0.0 x 2 = 0.0 ->0 1

Topto Rottom

: (0.8125) = (0.11010)

(10.625) = (?)5

$$2 10$$
  
 $2 5-0 1$   
 $2 2-1$   
 $1-0$   
(1010)

$$\begin{array}{c} 0.625 \times 2 = 1.250 \longrightarrow 1 \\ 0.250 \times 2 = 0.50 \longrightarrow 0 \\ 0.50 \times 2 = 1.0 \longrightarrow 1 \\ 0.0 \times 2 = 0.0 \longrightarrow 0 \\ \end{array}$$

$$\begin{array}{c} (10.625) = (1010.1010) \\ 10 \end{array}$$

$$\widehat{(25.125)} = \binom{2}{2} \\ 2 (25.125) = \binom{2}{2} \\ 2 (25)$$

$$\begin{array}{c} 0 \cdot 125 \times 2 = 0 \cdot 250 \longrightarrow 0 \\ 0 \cdot 250 \times 2 = 0 \cdot 50 \longrightarrow 0 \\ 0 \cdot 5 \times 2 = 1 \cdot 0 \longrightarrow 1 \\ 0 \cdot 0 \times 2 = 0 \cdot 0 \longrightarrow 0 \end{array}$$




[:.(25.125) = (11001.0010)

Renares Number system to Decemal number system conversion - $(1101)_{g} = C_{10}$ 0 ( Successive multiplication method) 0 23 22 21 20  $|x_2^3 + |x_2^2 + 0x_2^1 + |x_2^0 = 8 + 4 + 0 + 1 = 13 : (101) = (13)$ 2 10

Scanned with CamScanner

$$(101011)_{2} = (?)_{10}$$



$$[\chi_{2}^{5} + 0\chi_{2}^{4} + 1\chi_{2}^{3} + 0 + 2^{2} + 1\chi_{2}^{1} + 1\chi_{2}^{0} = 32 + 0 + 8 + 0 + 2 + 1$$

$$= 43$$

$$(101011) = (43)$$

$$\chi_{2} = 10$$

and a

「「「「「「「「「」」」」」」

50

-

$$(11010.010)_{2} = (?)_{10}$$

0 0 ٠ 2 22 20 22 21 -1, 1-3 0

- 3

$$\begin{aligned} |x_{a}^{2} + 0x_{a}^{2} + |x_{a}^{2} + 0x_{a}^{2}| + |x_{a}^{2} + 0x_{a}^{2} + 1x_{a}^{2} +$$

5

.....


10

1.00

たい、

1

۰.



Scanned with CamScanner

-

0001 01 BCD Decimal number 0001 0100 14 0010 0011 0100 234 0010 0011 1001. 0101 0110 239.56 0110 0101 0011. 1001 0116 653.96 \* Represent 356 in RCD format 3 5 6 ans -0101 0110. 1000 the grans


100	000) 0016
only 4-19th	8-6853.

Phin ?

Note: Feom the above concept, we can conclude one thing that BCD is SIMPle to represent clearmal Numbers built some dimes it takes more no. of bits. So, it occupies memory. Arsitemetric Operations are more complex than the Binaleg. Arsitemetric Operations are more complex than the Binaleg. 92 in Binary representation 92 in BCD V

64 32 16 8421 1001 0010

⇒ Weighted codes :- the weighted codes are those which Obey the position weighting peoncepte. Each position of the number represents a Specific weight.




weight code

1101 1101 0111 51101

Sa- permet 74-2-1 84-2-1 0000 0000 0 1010 011 5 000 00 9 0 11 > Non-weighted codes Enless-2 code. Gray code

⇒ Seff-complementing code :- It is said to be self-complementing if the code word of the 9's complement of N i. e. 9-N can be obtained from the code word of N by interchanging all the O's and 1's. En: 2421, 5211, 642-3, 84-2-1 & Eacers-3. 2tutati Statith Glut2-3 844-2-1 =9 =9 =9 =9 =9



ころうちのとう とうないかっていたいちょう ちょうちょう

The second se

14 .

2

1

-

1111

- Car

3 ۰,

Cyclic codes :- cyclic codes are litose in which each different from the preceding one in onleg 1-51 position. cyclic codes are also called as unit destance codes En: Gracy code.
Cracy code is also called as Reffective code.
Reflective code means in supplic code 0-7 is the missor interface of 8-15. Gracy code is not a sequence code. Inage of 8-15. Gracy code is not a sequence code. Inage of 8-15. Gracy code is not a sequence code. Inage of 8-15. Gracy code is not a sequence code. Inage of 8-15. Gracy code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code. Inage of 8-15. Grace code is not a sequence code.

 $\begin{array}{cccc} \underline{Decimal} & \underline{Binareg} & \underline{Graeg} \\ \underline{N0:} & 0000 \longrightarrow 0000 & \underline{Sof} & 1010 \\ 0 & 0000 \longrightarrow 0001 & \underline{Sof} & 1010 \\ 1 & 0001 \longrightarrow 0001 & \underline{Sof} & 1010 \\ \end{array}$ 


ans 1111 0010 ----> 0011-> Convert (0110) to gray 00 -----Code 0 0 1 000 ---ans 1001 -----X-OR Fruite Table 1010-ABB A B ь 1111-Ò

⇒ AlphaNumeric codes :- These are the codes which represent alphanameric information i.e letters of the alphabet and decimal numbers as a sequence gots and \$\$.
Eq:- ASCII, EBCDIC codes
→ ASCII → American Atandard code for information interchange
→ EBCDIC → Entended lineary coded decimal interchange code.
→ Alphanumeric codes consists of numbers as well as alphabetic characters.
→ Jt contains R6 Alphabets write Capital d Small letters, numbers (0-9), panctuation marks and other symbols.
→ ASCIE code is a 7-551-code and more commonly used woldwide.
→ ASCIE code is a 7-551-code and more commonly used woldwide.

->	EBCORC code	1. $a^{1} = 128$ symbols 18 $a^{8} = 256$ symbols	used 95 large <u>ERM</u> computers. The used International Basenese machine.
	$32 \rightarrow \text{space}$ $33 \rightarrow !$ $34 \rightarrow ?$ $35 \rightarrow ?$ $36 \rightarrow $$ $37 \rightarrow ?$ $28 \rightarrow ?$ $39 \rightarrow \text{C}$ $40 \rightarrow \text{T}$	$42 \rightarrow *$ $43 \rightarrow +$ $44 \rightarrow ,$ $45 \rightarrow -$ $46 \rightarrow .$ $47 \rightarrow /$ $48 \rightarrow 57 \rightarrow (0-9)$ $58 \rightarrow :$ $59 \rightarrow ;$ $60 \rightarrow <$	$61 \rightarrow =$ $62 \rightarrow 7$ $63 \rightarrow ?$ $64 \rightarrow @$ $65 - 90 (A - z) capital letters$ $91 \rightarrow \Box$ $92 \rightarrow 1$ $93 \rightarrow \Box$ $94 \rightarrow 1$ $95 \rightarrow - (undersecre)$

arte

-> ASCII codes are used in miceo computer (r) personal computer



14

Error CORRecting Codes - Codex which allow Error detection and correction are called Error correcting code.
 Eg :- Hamming code.
 Hamming code is a specific type of error correcting code that allows the detection and consection of single soft transmission errors. Hamming code algorithm can rolve only single tote issues. These are used in setellite communication.
 Ea: Encode the data on message sits 0011 into the 7-litereven parity Hamming code.
 Set Given message solar Market is calculated using the formula Number of parity Sitz représed is calculated using the formula perimal 2<sup>2</sup> 2<sup>1</sup> 2<sup>0</sup>

 $P_2 = 2, 3, 6, 7 = P_2 | 00$  = 1|00  $P_2 = 0$   $P_2 = 0$   $P_3 = 4, 5, 6, 7 = P_3 | 00$  to become the even perity (: P\_3 = 1) = 1|00

 $P_{3} = 1$ 

Sa:

Error possition = By combining the parity site  $f_2P_2P_1 = P_{\overline{1}}P_{\overline{2}}P_{\overline{3}} = ollo=(b)_{10}$ Error & located at 2rd possition Total message site = ooi 1 1 110 After consecting = 0111110.

Generate hamming code tor me message 1100


p= paloty St 2Z Ptm+1 m= message GTS So 2P= P+4+1 pshould be atleast 3 to satisfy the condition 2PZP+5 23 2 3+5 %. 828 (true) (The code may be any Longho the process 3 4 will be same) P3 m2 m2 m4 M P2 For even party) P3 P2 P1 P1 => 1,3,5,7 -> P,110 -> 0110 (P1=0) Pa ???,6,7 > P2/10 > 0110 (P2=0) P2 -> 45,6,7 -> P2110 ->0110 (P2=0)

Total message sftz  
= 0 0 10 11 0  
odd pasity "-  

$$P_1 \Rightarrow 1_1 s_1 s_7 7 \rightarrow P_1 110 \rightarrow 1110 (P_1 = 1)$$
  
 $P_2 \Rightarrow 2_1 s_1 6_1 7 \rightarrow P_2 110 \rightarrow 1110 (P_2 = 1)$   
 $P_3 \Rightarrow 4_1 s_1 6_1 7 \rightarrow P_2 110 \rightarrow 1110 (P_3 = 1)$   
Total message sftz  
= P\_1 P\_2 m\_1 P\_3 m\_2 m\_3 my  
= 1 1 1 1 1 1 0  
 $\Rightarrow$  Error corrections for thermity code  
 $O_2 A (T_1 4)$  hamming code is secseved as 1110000 determine the  
corrected code when even and odd pastity.  
Sel  $i = 2 - 3 + 5 - 6 - 7$   
 $i = 1 + 0 = 0 = 0$ 

To ensure that error & there are not  $E_{1} \rightarrow 1, 3, 5, 7 \rightarrow 1100 \rightarrow to melle. It even part of$  $E_{1} = 0.$ (even) $Partity) = 2, 5, 6, 7 \rightarrow 1100 \Rightarrow E_{2} = 0$  $E_{2} \rightarrow 4, 5, 6, 7 \rightarrow 0000 \Rightarrow E_{2} = 0$  $Error = E_{2} E_{2} E_{1} = 000 (Ott possisson)$ Odd partity $E_{1} \rightarrow 1, 3, 5, 7 \rightarrow 1100 \rightarrow E_{1} = 1. (to make it - odd partion)$  $E_{2} \rightarrow 2, 3, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{2} \rightarrow 2, 3, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{2} \rightarrow 2, 3, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{2} \rightarrow 2, 3, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{2} \rightarrow 2, 3, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{2} \rightarrow 1, 5, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 1100 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 0000 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 0000 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 0000 \rightarrow E_{2} = 1 (to make it - odd partion)$  $E_{3} \rightarrow 1, 5, 6, 7 \rightarrow 0000 \rightarrow E_{2} = 1 (to make it - odd partion)$ 

step 18 Determine the single error-Correctary code for the information code 10111 for odd paridy Bit E al m4+ mg Py m, mgt Pg PI P2 destination 23 22 2 Conver message set 20 Bit 2 6 4 3 8 Localgon m= 10111 Information 100 1000 011 0110 0101 0100 0011 0010 000) By USONG teast and eroor method Set we should fond pasiby fits Palliflets ? ŀ 0 ? 9 9 1: a= m 2PZ atpH Received 0 0 code Letp=1 2 2 5+1+1 2ミノメ  $P_1 \rightarrow P_1 m_1 m_2 m_4 m_5 = P_1 ||0|$ Letp=2 22 2 5+2+1 To make it become odd 22 2 8 X we kept p=0; so P, =0) Retp=3 23 2 5+3+1 2 P2m, m3my = P2110 To make it become 8≥9 X 24 > 5+4+1 Letp=4 ne leept P2=1; 50(P2=1 16 2 10 ~ P=> Py m2 m3 my = Py 110 To make It odd So, we need & parity sets. ne Kept Py=1 (Py=1) we should take parity sits always powers 9-2. P\_ Prm5 = Pr1 TO make It add we kept Ps=0 i (Ps=0) 20=1; 2=2, 2=4,2=8 24=16; 25=32 and soon. Error possition P& Pypp find the value to the paring = 0110 = 6 possition 23456789 Ilite # 9 bit hamming code 987654121 P1 P2 m1 P2 m2 m3 m P4 m5 P1P2 1 P3 1 1 0 P4 1 STOT 99 6 mposition (100011110



Integra ata) Ant Ant Numeric Chost Chasaeter Permittve Char Byte Boolean Boolean 1-5-

Decement to octal Q (?) 1234) (20) = (?) O 1234 8 8 20 154-2 2-4 2. "24) : (20) = i. (1234) = 2322 =(?) (?) 8 183) 3 (145) 83 8 8 8 18-22-8  $(145) = (221)_{10}$  $(183) = (267)_{8}$ => Fractional part:  $(27.625) = (?)_{8}$ O 0.625X8=5.000-95 8 27 0. 000 X 8 = 0.000 -> 0 3-3  $(a7.625)_{10} = (33.50)_{8}$ 

(3287. 5100098) = (?) (D Integer part Sol 0.5700098X8 = 4.0800 - 7 4 3287 0.0800 X 8 = 0.640 - 0 8 0.640 X 8 = 5.125->5 410-7 8 = 1.000 -> 1 . 81-2 0.125×8 6-3 : (3287.5100098) = (6327.4057) 3 (20.5) = (?) Freeboonal galt 820 0.5×8 = 4.0 -> 4 0.0X8 = 0.0-> 0

: (20.5) = (24.40)

 $(60.7)_{0} = (?)_{8}$ 0.7×8=5.6-0.6×8 = 4.8 -> 4 60 0.8×8 = 6.4 -> 6 0.4 X8 = 3.2 -> 3 0.2×8 = 1.6 -> 1 (60.7) = (74.54631)

⇒ Decemal to Henadecimal °- (H=16) (1234) = (?)Ð (20) = (?)16/20 1 16 1234 16 77-2 4 - 13 (m) (20) = (14) $(1234)_{0} = (4D2)_{16}$  $(20.5)_{10} = (?)_{10}$ 3 H 0.5×16=8.0-38 16 20 0.0 × 16 = 0.0 - 0 1-4 : (20.5) = (14.8) (675.625) = C?) 675 16 0.625×16=10.000 -> 10 (02) A 16 42-3 0.000 × 16 = 0.000 -> 0 -10 or - (2A3.A) 16 (675. 625)

=> Binary to octal ?-To convert Grary to octal, starting from Strary point make georep of 3 sets and weste ste equévalent (2) (1101) = () (101) = (?) 001101 = 15 101->5 : (101) = (5)  $(101)_{a}^{2} = (15)_{a}^{2}$ ( ( onoiollo.11) = (?) 3 (10. 11001) = (?) 012010110.11 10.11001 110010 011010110 . 110 010.  $: (10.11001)_{2} = (2.62)$ : (011010110.11) = (226.6)  $(1101101.01101) = C_8$ 011010 200 T, J 3 2 101. : (1101201.01101) = (155-32)

$$= \frac{\text{Binaxy to Henadecemal :-}}{\text{To convext sinaxy to Henadecemal, Correct generation of the set of the se$$

16 2 ٠ 0010 1010 1111 1001 000100101011 10111000 10 00 F JE Ŷ L'II 11 (07) 12 2 2 9 (m) II :. (101001101011)]=(29AF)  $\frac{1}{2}(1001011.101110)_{2} = (128.88)_{16}$ 16 - Fim datt. ί×.

= Octal to other Number systems :-Octal to Decemal :-=)  $(24.4)_{g} = (?)_{10}$ (24) = (?) 0 2 41. 2 4 80 81 8 8° g1 2×8'+4×8° = 2×8'+4×8.+4×81 = 16+4 = 20 16+4.+4 21 : (24) = (20) 8 10 = 16+4.+0.5 = 20.5 10 (24.4) = (20.5) 10 P . ٢ (6327.4051) = (?) 8 = (?) (1234·242) = (), G

6	3	2	7	•	4	0	5	$\left  \right $
83	82	81	80	•	81	1200	8	84

$$= 6x8^{3} + 3x8^{2} + 2x8^{1} + 7x8^{\circ} + 4x\frac{1}{8}$$
  
+  $0x + 5x + 5x + 1x1$   
 $82 + 8x + 84$   
=  $3072 + 192 + 96 + 7. + 0.5100098$ 

= (3367.5100098)

16

$$= \frac{8}{668.440}$$

10.

=> Octal to Binary "- To convect actal to Gracy gest replace each actal deget by Str 3-SET Senarcy equivalent.

:.(561) = (10/11001)

:.(725) = (111010101)

(326) = (1) 8 2 3-2011 2 -> 010 6 -> 110

(226) = (011010110)

O(45a) = ()4 -> 100 5-> 101 2-> 010 : (452) = 100101010

=> Octal to Hendecemal ?- These is no direct conversion available for octal to benedecimal. to convert octal number into a heradecimal number by convectory outal to sonary them brareg to heradecimal (r) octal to decimal with decimal to Note:  $() \rightarrow () \rightarrow ()$   $() = () \rightarrow () \rightarrow ()$   $() = () \rightarrow () \rightarrow ()$   $() = () \rightarrow () \rightarrow ()$ benederinal. (1)  $(356.63) = C_{16}^{2}$ (2) (247.52) = C)16 step Octal to strateg Step Octal to Sinary Step @ lanary to Heradecinal step@ Borary to Heradeumal 3 5 6. 6 3 4 4 4 4 4  $011 101 110 \cdot 110 011$ 247.52 0000 0110 1110. 1100 1100

6000 1010 0111 1010 1000 =14 =14 (or) 7 10 (07) A ··(356.63) = (OEE.CC) : (247. 52) (0A7.48) Ξ encoderinal to other Number system " => Alenaderemants to Grang - $(2F9A)_{16} = ()_{2}$ 2 -> 0010 : (2F9A) = (001011111001000)2 E-> 1111 -) (00) 4 -> 1010

 $(GA_3)_{lb} = C)_2$ 6-> ollo  $[:.(GA3)_{16} = (011010100011)_{2}$ 4 -> 1010 3 -> 00lj 3 (58C) = C)2 -5-> 010) :. (58c) = (010110001100) 8-> 1000 C-> 1100  $(GDE_3) = ()$ 7->011) D-> 1101 : (7DE3) = (011/110/1110001)) モー 1110 3-> 0011 Herederinal to Derimal " @ (SE.7A) = () (3A. 2F) = C) O E. 2 A 1601 LET 16 151 . 3×16 +10×16 + 2×11+15×162 SX16+14×16 +7×1 +10×1 161 62 = 48 + 10 + 2 + 15 = 90+14+0.43+0.03 = (104.46) · (3A·2F) = (58. 1836) : (SE.7A) = (104.46)



@ (ASC. BC7) = ()8

Heradecional to sinery
 Brang to octal

> Complement q Numbers. (00) (0-1)'s complement and o's complement complements are used by systems to sampliby the Lubtraction operation base (radia) & system thereare two useful types q: complements, d's complement (Radia complement) and (I-1)'s complement (Diminished Redin complement). ⇒ Cr-D'x complement -For a given Neconber N' have me no. g digste n? belonging to 'r'number system, Men (8-1) complement (8-N)-) ts given by > o's complement. For a gaves number n'have the no. g desets '?? belonging to s'number system, then ols complement Es gives by 2-N 

1's complement Benary > 2's complement 7's complement 8's compensat 9's complement Decimal (10) > los comprement 5/8 complement Headeenal (16)

=) 1/2 and 2/2 complements -The 1/2 complement q-a Strarge Number & Obtained complementing all stx lists, that is by replacing all 0/2 by 1/2 and all 1/2 by 0/2. Sa \*- O 0101101000 -> (Gaves Grange Number) 10100101111-> L 1/2 complement formy

> 16's compension

The 2's complement que Grang number & Ostained by. adding 1'to 9ts 1's complement. Sn= 01010000 - (Corres Grazep number) 101001011, -> (1/2 complement tors) III (adding 1) 1010011000 -> 2/2 complement => Brarep ædditsoo 0 + 0 = 00 + 1 = 1

$$(+0 = 1)$$

$$(+1) = 1 \quad 0 \rightarrow Sum$$

$$Carry \qquad Ump$$

$$(+1+1) = 1 \quad 1$$

$$Carry \quad Sum$$

$$(2) \quad 0 |10|0|0| \rightarrow Cerues brane presents$$

$$(20 \mid 0 \mid 0 \mid 0 \mid 0) \rightarrow U' = approlement = barm$$

= 1's complement Assumette -> In 1's complement subtraction, add the 1's complement 9 the Subtrahend to the Mouland. If there is a carrigout, being the carry around and add it to the Rep. Thes is called End around carry Look at the 188 80 bft (MSB). of these a O, the result is possibly and is true Grares. If MEB is i' the result is negetive and is is the 1's complement-form. Take Pts 1's complement and put ne \$450 to set magnitude In Grang.

D. Sasteast 4 from 25 088ng 8-181 Ascomplement of the Method. Sof Nomally 14-> 0000/110 00011001 complement [111000]  $-19 \longrightarrow 1111$ 0000 1010 1- Codding g-Kord assound carry) End around 0000 011 me M&B & B O' Lo me result P& possione and 5 80 pare strang. metafore, me regult is 00001011 = #11)

2) Add -25 to +14 Using 8-61-1's complement method 25-200011001 +14 -> 00001110 1111 18->11100110 -25-311100110 Complement -11 1110100 - NO carriej => Mere is no carry. me mere is a '1'. So, me result is Negative and is in 91ts 1's complement torm. Take 1's complement Producte re Rfsn => the complement of 11110100 & -00001011. The result 这一印。 (3) Ard -25 to -ly using 8-191 - 1's complement-method. 25 ) 00011001 (coma)

$$-25 \rightarrow 11100110 (Iscomplement) 14 \rightarrow 00001011 (none)$$
  

$$-14 \rightarrow 1111000 \text{ ord} (Iscomplement) 14 \rightarrow 00001011 (none)$$
  

$$-39 \qquad 11010010$$
  

$$Bid ontend 11010111 (adding q and onough carry) (1010111 (adding q and onough carry) (101011000) (arry) (101000) (1000)$$

Add tas to try cessing 8-191-11& complement arethinets ( I )+25 -> 00011001 A line in the second se +14 ---- 0000.001.0010 The second s +39 00/00/11 fill an east research maker income service and there is no carry - the mere of So, the result is possible and is so pure bonareg. Therefore, the result is 13910. EN:-D 1) Labteast 20 from 26 using 8-131-11/2 complement form 36 - 00100100 36-> 00/00/00 -: 20 -> 1110101) (Steomplement) 20-> 000/0100 +16 [100001111 End associated E ladding geord associat carry Carsoner 00010000 MSK IS 8 =) the MEB & Zero. The result is possitive and it is go Thee Snare form. 2 Add +36 to too Using 8-bit is complement form - 000 00 100 +36 >> 000/00100 > 000 10, 100 000 20. N8880 0017 1000 35

MSB-Es Zero. The result & posptine and 91-28 Patone binary form

Add -36 to -20 Using 8-69-11's complement form. 36-> 00100100 20-> 00010100 -36 -> 1/0/1011 - 1 stomplement -20 ->,11101011 - Hit -56 D. ( 1000110 adding quend ascurd carson orsound carry 11000111 MEB = => MSB & I the result is negative and it is in 1/8 complement

=> MSB & I the result is regarine and the simplement to the torm. To get the correct result take its complement to the result and pat we sign before the result.

1's complement -00111000 = -(56) 100011-Add -26 to too Using &-69t-1's complement form -36 10000 [10101] 36-> 00/00/00 +20 = E, 000 LO (00 20 - 00010100 110 MERSEI the MEB is 1'. meresalt is negative and it is by 18 complement form. ? Take 1's complement to the result and put nesses before the result  $1101111 \rightarrow -000/0000 = C10_{10}$ 

=) 2's complement - In 2's complement subtraction, add 28. complement que susteahend tomé mencend. If there is a cassepout, ignore it. If we mere is zero? The result is Possipire and is in true sinary form. If MSB is i' me result is regative and is in Pts 21/2 complement -form). subtract 14 from 25 using '8-691-218 complement aditionetic Sa-0

25-> 00011001 -14 -> 11110010 [100001011 grove of 1. Corseg mais More is a Carry isnore it. the marsiles of Co, me result is possive and is in normal sinery form. Therefore the result is + 0000/011 = +.17,0 D Add -25to +14 using 8-180 21s complement alltroportec

Statute the statute

Cerves the two benarge nambers X = LOLOLOO and Y=100001, perform lubtration (a) X-Y (b) Y-X Using 21 complements X = 1010100  $Y = 1000011 \rightarrow subtrahend$ 0111100  $\rightarrow 1k complement$ 0111101 -> 2/2 complement O Find 2k complement of suttachend D. Add suttochend to me monuend. 38

$$X = 1010100$$

$$Y = 0111101 \longrightarrow 21 \text{ complement } 9^{-1} \text{ Y}$$

$$(1) 0 0 0 0 0)$$

$$Dtscard \text{ mell} = 0$$

$$Carry \text{ mell} = 0$$

$$V = 1010100$$

$$(101011 \longrightarrow 11 \text{ complement})$$

$$Y = 1000011 \text{ X} = 1010100$$

$$0101011 \longrightarrow 11 \text{ complement}$$

$$Y = 1000011$$

ms=] There is no carry. And me MER Is 'I'lo me aiswer is 21s complement form. So find als complement of the result to get the correct ansires 000 -> lk complement 00 00/000/ Correctarsures als complement form

(Geven the two becares numbers X = 1010100 and Y=1000011, Performs the subtraction @ X-y and B Y-K using 18 complement (2) X=Y X = 1010100 =0111100 ->1's complement 7-Y 10010000 carren 0010001 MSB = 0 SO, It BE By toue Whatep form

V = 1000011  $X = 0101011 \rightarrow 1 \text{ k complement } q_{y}$  $\frac{1101110}{1018}$ 

> there is no corresp. And the MEB is I so the result is in its complement foors. So, find its complement of aiswer Is complement of 10110 K-00/0001

=> 9/2 and 10/2 complement? -> In gls complement subtraction just tollow the below rules O Find the gls complement of Riebtorehand and Add. 2/8 complement q subtrabend to minuend. If there is a carry It- Endrates that the answer is the they add carry to the LLD of the rescel to get quite answer. 3 If there is no carrier, It indicates that the one wer & negative and the result ostatined is its gk-complement Find the 9/2 complement quite following decimal number Q 4526.075 Ð 3465 782.54 9999.998 9999 4526.075 782. 3465 6534 217.45 5473.924 915 ausphone of J-3465) By very formula (104-3465)

9/2 complement Melled q Subtraction -Q subtract the following numbers using gls complement method 145.81-436.62 Step@ 999.99 ( i · · , 436.62 563.37 - 9/2 complement 9 436.62 stepe 745.81 563.37 30.9.18 (adding gundassound carry) 309 anene Carso ates the anewer 28 five 436.62-745.8) 999: step 145. 254.18 - 9/2 complement g 745.81 step 254.18 690.80

there is no carry, lo it indicating that the answer is heged put à mones bisn before pt. 998.99 690.80 - 309.19 -> therefore the aiswer is -203.18 I la wooplessent method q subtracted The tole complement que desined humber is ostabled by adding a 4' to Etz 9/2 complement and the lots complement of the following deconal number @ 782.54 (2) 4526-075-3465 9889.988 501 989.93 9899 4526-075 3465 782.54 5473.924 6534 217.45-)9/2 Complement complement 5473.925 6535-Juls 217:46 -1:10/5 compleant complement

(23) 1018 complement method q Sustaction p\_ 10 perform definal sulticetson Using 10/2 complement melhed, Ottalined the Ids complement q-the sustachend and odd to to the mirriend. If there is a carrier, I gude &t. the presence of the carrier > Endécates that the answer is possible. If metite no carrep, It-Indicates me answorks negative and the result Octained in Ptz 10/2 complement forms and put negociave says, infant g the answer-436.62-745.81 745.81-436.62 (2) ster@ 9,98.99 step ( 988.98 745-81 436.62 254. 563.37 254.19 563.38 Tiok. Complement form step@ 436.62 Step 🕑 745.81 254.19 562.38 ) no carry asswerts 69 0 .8 09 Igure me 988.98 carry endecates Step 3 6.9.0 .8 309.18 309.19

15's complement Method & find the 15k complement quie following numbers GAZG 15 15 15 SO (or) A 3 (-) 6A36 5 C 9 9509 (B) 9AD.3A 15 15 15.15 15 A D. 3 A 652.C5-) (issemplement) 6 9 Ists complement method of subtraction 69B-C14 15/2 complement of (-C14) stepD 15 15 15 ec 4-3 E B -> (15/2 complement q-(-c14) 69B-C14 = 69B+ (15ts complement-q EC14) (+) 3 E B (22) = (16) (+) 3 E B (22) = (16) A = 6 (24) 10 = (18) H

There is no very, result is () be  
Step is complement of intermediate result is given by  

$$15 + 15 + 15$$
  
 $A + 8 - 6$   
 $5 - 7 - 9$   
 $16$   
 $16$   
 $16$   
 $16$   
 $16$   
 $16$ 

stept) 15k complement q-E69B)

4 -> 15k complement

step C14-69B = C14+ (15/2 complement-9-(-69B)) Cly  $(21)_{10} = (15)_{16}$ H 964 AND THE STOR 87 8 there is a carry 1 so the result as the carry 578 (End asound Carry) 579 : Finel result = + (579)

and the related to a second loss to

16 & complement method -First-fond the 15th complement and then add 1 & Fond the 16's complement of the following numbers ASC 15k complement is given by 15 15 15 CA 8 C 7 3 -> 15/s complement 5 16 & complement -> 573 574

100

「「いいい」のないのないのである

Step@:-

C9B - C1Y = C9B + (16'x complement 9 (C14))

(23) = (17)10 16 C9B 3 EC  $(24) = (18)_{16}$ D0 87  $(16)_{10} = (10)_{16}$ camp

there is a carry signore It. Sence the carry is 1. the result & Dive.

" Fonal result is + (087) 16.

(B) 2 A.4.2D - 3B2.3C

step 0 - 15k complement - 9- (-3B2.3C)

15 15 15. 15 15

$$-3 B 2 3 C$$

$$-C 4 D \cdot C 3 \rightarrow 15 \text{ b complement}$$

$$16 \text{ bs complement is given by,}$$

$$C 4 D \cdot C 3$$

$$1$$

$$C 4 D \cdot C 3$$

$$1$$

$$C 4 D \cdot C 4 \rightarrow 16 \text{ s complement}$$

$$step@$$

$$RA 4 \cdot 2D' - 3B2 \cdot 3C = 2A4 \cdot 2D + Clels complement - 2 - (-3B2 \cdot 3C)$$

$$2A4 \cdot R D$$

$$C 4 D \cdot C 4$$

$$EFI \cdot FT \rightarrow Shtermedsate result}$$

$$48$$

Company and and the state of th

Scanned with CamScanner

234.65-135.74 (@) Sol 7's complement q (-135.74) is given by 777.77 135.74 642.03 -37's complement : 234.65 + (7's complement q-(-135.74)) 234.65  $(8)_{0} = (10)_{8}$ 642.03 076.70 (carry =) residt is possive) 49 Scanned with CamScanne

076.70 (H) 76.71 (End around carry) So Result 18 +76. 11 B) 135.74-236.65 7's complement q (-236.65) is given by, 777.77 236.65 541.12 -> 7's complement 135.74-236.65 = 135.74 + (I's complement 9-(236.65)) 135.74 541.12 - (7/s complement) 677.06 Jutermedlate vesult there is no carry. Hence the final result is Give. Finel result is me 7/s complement of the above intermediate result 777.77 677.08 ". final result is 100.71

Subtract the following Using & & complement method: Ð 246.31-162.45 7's complement of (-162.45) is given by, 777.77 162.45 615.32 -> C7k complement) (H) 6 5.33 - ( 8ks complement) . 246.31-162.45 = 246.31 + (8's complement g-(162.45)) 246.31 フ 615.33 DO 63.64 Hence we result to (+) ve

correct Untere is a Carry Unertained we have  
and ignore the coord .  
S. Final recultes 
$$+63.64$$
  
(B)  $162.45 - 246.21$   
gis complement  $q - (-246.21)$  is given by,  
 $777.77$   
(-)  $246.31$   
 $5731.46 \rightarrow (7k complement)$   
 $471$   
 $521.47 \rightarrow (8k complement)$ 

$$(162.45 = 246.31 = 162.45 + (81s complement q (-246.31))$$

$$\Rightarrow 162.45$$

$$531.47$$

$$714.14 \rightarrow (Intermediate result)$$

$$Were is no company. Hence the fonal result is () be. The state result is () be. The state$$

. Final result Is 63.64

=> Floating point Representation :the goal of floating point representation is representa large varge of numbers. En - Cervers the number -123. 154-×10 29:-Destance S/w two planet = 5-9×10 m logn = - (Negative) Mantelle = 123.154 mass of electron Eaponent = 5 Ð Base = 10 (decemal) - 9.1×10 900. En Geven the number 732. (36 × 10) CARD = + ( PORHAVE) Mantissa= 732.136

Caponent = Base = 10 (Decomal) 30 23 22 Eaponent(E) Fraction (F) 23 32-St-Single-preebsion Floating point Number 4.2\*10 ==> Eaponent : Only the mantiesa and emponent Montessa Base are stored. We base is implied (Already Known). It will save we memory.

 $\mathcal{E}_{x^{o}} = (11.8) = (1011.11001...)_{2}$ Deceme representation 4 Eaponeal  $=(1.0111001) \times 2^{3}$ 12345 = 1. 2345 × 10 = (1.011100) 2 2 2 Rase mantissa Sesnificant-=) We will represent floating point numbers in single precision and double precession formats. They are shown below 31 30 2322 Stgn Enponent Manfilssa Montassa Emponent Sten ×-8502. < 151+> < 115ts-> 2 2(42 52-582 Single predsoon Double Preeiston 32-58 REEE stander d) 1 Sat for the Sagn (passtave Or Negative) \* 8 let for the range ( eaponent field) 23 Set for the precleson (feelson field)  $\int N = (-1)^{S} \times 1 \cdot feartson \times 2^{exponent-127} \quad 1 \leq exponent - 127$   $N = (-1)^{S} \times 0 \cdot feartson \times 2^{exponent-126}, exponent =$ -5254 E-127. \* Value = EI X(1+F) X2 Single Dreckston (r) 

Fixed point Representation O A representation of real data type for a number that has a fixed number of digits affer the Neales point. Used to represent a limited Ð range of values. High performance (3) Less flexisle 9 × Real Number

Floating point Representation

 A formulate representation of real numbers at an approximation to at to support a trade off Setween range and preetson.
 Used to represent a wide rounge q-values.
 Host performance
 More flexiste

\* Limitation offloating points

Aze q mantassa is fined. floating Use a floating point Sol Flored point point format with a larger mantiesa. Clousle (\$355 ) long dousle (64 555) peosleme. Q what is the 111.11 indecinal what is 8.5 in Genary X 1111111.1111 @ 7.75 Ø 3 [000.0] Ø 0 7.375 0.00011 (8) 1000.10. 15-25 Ø

Ent -114.625. represent in Gratep 0.5 0.25 0.125 28 64 32 16 8 4 Sol 0010 0 | | 0.5+0.125 64+32+16+2=/141 133 in Genarg = 01110010.101 10000101 = 1.1100101×26-127 ·· 1,10000101,110010101. Sishyt 7.1. Exponent Maatissa Stan 1001010 11101000 0 0100 1010 1110 1000  $= (4AE_8)$ mon 14 404 representing floating point 19 32-Sits. Ear-0.000110011001100110011001100 128 6436 8421 1. 100 12001100 1100 1100 X24 0111011 SOL Enponent = -4+127= 123 Sign Sit = O Mantessa = 1001100/100 1100 1100 1100 Enporent (igt) mantissa (23 Sits) ٥ 10011001100110011001100. 0111011

→ Representation of Signed Sware numbers -Possitive numbers can be représented by unsigned numbers bowever to represent regitive numbers, we need notation for negative numbers. chere are two types & numbers. D Unsequed numbers D. Segued numbers (D unesqued numbers - there is no speetfector sign representation . The numbers without possesse (or) negative

Store ave known as unspend numbers. The Unspend numbers, are always possible numbers.

Depresentation . In signed numbers, the number may be possitive () negative. Different formats are used too representation signed benerg numbers. They are

Ciqued megnitude representation U Ð 1's complement representation (3)2/2 complement representation D'segn megnétiede representation -In segued magneticede form, an additional ist called the SAST 685 18 placed infront quite number. If the sagen bit & a °O', the number & possitive. If it is a '1', the number & vegetsve. = For snample :-

0101001 =+41 magnitude Signbold magnitade Sign bit In sten magnitude representation the mer represents the \$450 and remaining yoth represents the magnitude. (2) 1's complement representation. In 1/2 complement representation the possitive number remain . Unchanged. I's complement representation of negative neimber Can be ostained by the 1k complement - g the sensity number.

0 1 00 11 = + 51; MB = 0 for the spen bet 001100 = - 51; MeB = f for -re Stin 685 2 2's complement representation -In 2/2 complement representation, the positive numbers remain Unchanged, 2/2 complement representation & negative neorster can be altaEned by 1. Find the 1's complement of the mumber 2. To fond 21s complement que number adding "1" to 15 l'e complement number. 0110011 =+51 magnitude SASD 6ST 001101 = -57 / \$1 seen 2/2 complement form 7 magnatede Stan Sat Number systems Unsesned +1001 -100 8557595-01001 Sign magnitude Ston 41 1001

100)

0 100

0110

0111


0

Sign 1/2 complement

8850 2/8 complement

505-00

Decemal	SPED magne tode	Stan 1 scomplement form	Sagn 2/2 complement
44	011	0111	0111
46	6 110	: 0.110	0 1 1 0
45	0 101	0 101	0 [0]
44	0100	. 0 100	0. 00
+3	0011	0 011	0 011
+2	0 010	0 010	0 010
	0 00	0 001	0 00)
+0	0 000	0 000	0 000



Represent +51 and -57 Sign magneticale, Sign 1/2 complement and sangle complement representation.


- 81 1 110011 Spen Spt 580 681 Sen 1/2 complement 0 110011 1 001100 S850 587 Sren St 1 001101 SED 2's complement. 0110011 SBN 891-SP30 695-

- Represent +4x and -43 to Stan oragnitude, Span 1/8.

complement and 2's complement representations

+43 Sign magnitude LOLON 10101 SPEN 6AT 870 150 1 010/00 O LOLO M SASD 1's complement 890 895 S850 191-010101 Sigo 2's complement LOLOU SPSN 41 Stan 695, - anti-

→ Combinational Circles :-Boolean Eapsessions - Boolean Algebra is a division of matter collicly deals with Operations on logic values and Encosporates Grasy variable. Boolean algebra was invented by gleat meltematicean George Boole in 1854. -> Minimization of Logic enpressions can be done by using -> Roolean algebra, Karnaugh map (K-map) are used for boolean theorems and Laws. -> INTE main moto of this concept is to make information limples, cheaper and Low cost. → Lagic Gates :- ① XIOF gate (05) Joventer :-Teutt table Y = AY=A A 4 0 Symbol 3 OR Gate -Y = A + BAND Gate -Y=AB Y=A+B B A-Y=AB в 0 0 0 A 0 : lliere 3 getes are permareg gates 0 0 C о 0 0. 0




	A	В	Y=AFB
	0	0	1
	0	1	0
1	1	0	0
1	1	1	0

=> NAND Gate :- B \_\_\_\_\_ Y=AB : lice above two gates are universal gates

Y = AB A-В 0 0 1 0

Specal Grates -




=> EX-NOR gate :-0 0 0 0  $\gamma = AOB$ =AB+AB > Laws of Boolean Algebre :-AND operation OR Operation 0.0 =0 Ŋ 0+0=0 5) 9) 0. ] = 0 2) 0+1=1 5) 1.0 = 0 10) 1+0=1 (ר 1. 1 = 1 1+1=1 4) 8)

Y=ADB В A =) EX-OR gate ?-Ð O 0  $--Y = A \oplus B$ =  $A\overline{B} + \overline{A}B$ Y= AOB B A NOT operation

$$OR Kaw = - 
A+0 = A 
A+1 = 1 
A+A = 1 
A+A = 1 
A+A = A 
A+A = A$$


=) Commentative Law :--B y= B+A -1 A+B = B+A(1) B+A B A 0 0 4-0 Y=A+B O l 0 В AHB B A 0 0 ٥ ۱ 0 0



= Associative Law :-A+(B+C)=(A+B)+C)A+(B+C) Btck в\_ AtBtc (B+C) В A C 0 0 0 0 0 0 0 0 0 O

(A+B) (AHB)+C

(A+B)+C (++B) B C A O ٥ 0 0 ¢ 0 O 0 O 10



$$= \frac{Consensus Theorem}{} =$$

$$AB + \overline{A}C + BC = AB + \overline{A}C$$

$$AB + \overline{A}C + BC = AB + \overline{A}C$$

$$= AB + \overline{A}C + BC$$

$$= AB + \overline{A}C + BC(A + \overline{A}) \qquad \therefore A + \overline{A} = 1$$

$$= AB + \overline{A}C + BCA + BC\overline{A} \qquad [+C = 1]$$

$$= AB + \overline{A}C + BCA + BC\overline{A} \qquad [+C = 1]$$

$$= AB + \overline{A}C + BCA + BC\overline{A} \qquad [+B = 1]$$

$$= AB + \overline{A}C + BCA + BC\overline{A} \qquad [+B = 1]$$

$$= AB + \overline{A}C + BCA + BC\overline{A} \qquad [+B = 1]$$


$$= AB + \overline{A}C + BCA + BC\overline{A} \qquad [+B = 1]$$

$$= AB + \overline{A}C + BCA + BC\overline{A} \qquad [+B = 1]$$

$$= AB + \overline{A}C + BCA + BC\overline{A} \qquad [+B = 1]$$

$$= AB + \overline{A}C + BCA + BC\overline{A} \qquad [+B = 1]$$

$$= AB + \overline{A}C + BCA + BC\overline{A} \qquad [+B = 1]$$



Scanned with CamSca

Note:  
() 
$$AB + AB + AB + AB = AB$$
  
parantitiessis (Same no q-waitably are repeated ine magy  
considered single term)  
(2)  $A \cdot B \cdot E = A \cdot 0 = 0$ ; (3)  $AB \subset E = AB \cdot 0 = 0$   
(3)  $AB \subset + AB \subset + AB \subset D$   
 $AB \subset + AB \subset + AB \subset D$   
 $AB \subset (HD) = AB \subset (D) = AB \subset C$   
 $= AB \subset (D+\overline{D})$   
 $= AB \subset (D+\overline{D})$   
 $= A+B[AC + BD + \overline{CD}]$   
 $= A+B[AC + BB + \overline{A}+BC]$   
 $= \overline{A}+BC + \overline{A}+BCRC$   
 $= \overline{A}+BC$ 

10

Sec. 1

AUDULE SUPPLYING

0

۱

AND AND AND

「「「ない」」「「「「「「「」」」

and the second se

$$E_{n} := F(A_{1}B_{1}C) = TT(M_{1} + M_{2} + M_{6}, M_{7})$$
  
=  $TTM(4, 2, 6, 7)$ 

$$=) \text{ Standard pos form } = 11 \text{ we form } \text{ s also called as conjunctive} \\ \text{ Canon } \text{ call form } (CCF) \\ \text{SN}_{-} = f(A_1B_1c) = (\overline{A}+\overline{a}) (A+B) \\ = (\overline{A}+\overline{a}+c.\overline{c}) (A+B+c.\overline{c}) (i.c.\overline{c}=0. \\ = (\overline{A}+\overline{a}+c) (\overline{A}+B+c) (A+B+c) (A+B+c) \\ \text{SN}_{-} = (onvert \ \text{Sop} + n \ \text{Strandard } \text{sop} - form \\ f(A_1B_1c) = A(C+AB+Bc) \\ \text{SN}_{-} = A(B+\overline{a})C + AB(C+\overline{c}) + (A+\overline{a})BC \\ \text{SN}_{-} = A(B+\overline{a})C + AB(C+\overline{c}) + (A+\overline{a})BC \\ \text{SN}_{-} = A(B+\overline{a})C + AB(C+\overline{a})BC \\ \text{SN}_{-} = ABC+A\overline{B}c + ABC+AB\overline{c} \\ \text{SN}_{-} = ABC+A\overline{B}c + \overline{ABC} + AB\overline{c} \\ \text{SN}_{-} = ABC+A\overline{B}c + \overline{ABC} + \overline{ABC} \\ \text{SN}_{-} = ABC+A\overline{B}c \\ \text{SN}_{-} = ABC+A\overline{B}c + \overline{ABC} \\ \text{SN}_{-} = ABC+A\overline{B}c \\ \text{SN}_{-} = ABC+A\overline$$


Decend	ABC	minterms	Masterme
0	000	ABC (mo)	A+B+C(MO)
1	001	ARC (m1)	A+B+T(MI)
2	010	ABE (m2)	AtB+C(M2)
3	011	ARC (m2)	A+B+E (M3)
4	100	ABE (my)	A+B+C (Mu)
5	1.0.1	ABL (MS)	A+B+E(M5)
6	1.10	ABE (MG)	Ā+B+c (M6)
7	I had I	ABC (m)	A+E+E(M7)
		1 100 alter a	

「「ころいい」

ř.

٠

Rules for K-map minimization -Eilher group zeros & ones  $^{(1)}$ Diagonal mapping is not allowed Ð Only power of 2, no. g colle & each group [ie 2, 4, 6, 8....) 3 Group should be as large as possible Ò overlapping is allowed. ٢ 2-valiable K-map Deoslems on K-map representation (gop)  $(in, f(n_1 B) = (0, 3)$ U, f= ARTAB + AR 1, f= AB+AB B R 7B A O A Ā A A = AB + AB. = (A+B)  $P(A_1B_1C) = Sm(3,4,6,7)$ A to AB CHABL + ABC + ABC + ABC + ABC A BC DO OI BC BE BC BE BC BL BE BC A D



$\cap$	
Of convert the following in the	Ssop form and calculate
the minterne	0
(a) $f(A B) = \overline{A}B + B$	(B + (MB,C) = ABT + ABC + AB
Set siven FAIR) = ABHR	= ABE + ABC + AB()
$=\overline{AB}+RU$	=ABC + ABE + AB(C+Z)
= AB+B(A+A) 1: A+A=1	= ABC + ABC + ABC + ABC (:: c+c=1)
= AB + AR + AB (:. AR + AB= AB 91-same digita	$= m_{\ell} + m_{s} + m_{s} + m_{s}$
= ABTAR are more thing	It-should be in people Order
laccome DAC 1	
$= m_1 + m_3$ = $\varepsilon m(l_1 3)$	$: m_{2} + m_{c} + m_{c} + m_{J}$ $\Rightarrow \Sigma m (3, S_{j} (S_{j}))$
1	
Q convert the following in the sport	S-formand Calculate the
much legiss.	

 $F(A_{1}B) = A(\overline{A} + \overline{B}) = A(\overline{A} + \overline{B}) B = A$ 


 $= A + o (\overline{A} + \overline{E})$   $= A + (\overline{E} \cdot \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (\overline{A} + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E}) (A + \overline{E})$   $= (\overline{A} + \overline{E}) (A + \overline{E}$ 

 $= (A + B \cdot \overline{E}) (A + \overline{B}) (B + A \cdot \overline{A})$   $= (A + B) (A + \overline{B}) (B + A \cdot \overline{B}) (B + A) (B + \overline{A})$   $= (A + B) (A + \overline{B}) (A + \overline{B}) (A + \overline{B}) (\overline{A} + B)$   $= (A + B) (A + \overline{B}) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + \overline{B}) (\overline{A} + B) (A + \overline{B}) (\overline{A} + B)$   $= (A + B) (A + \overline{B}) (\overline{A} + B) (A + \overline{B}) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + \overline{B}) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + \overline{B}) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + \overline{B}) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + \overline{B}) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + \overline{B}) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + \overline{B}) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + \overline{B}) (\overline{A} + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + B) (A + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + B) (A + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + B) (A + B) (A + B) (\overline{A} + B) (\overline{A} + B)$   $= (A + B) (A + B) (A + B) (A + B) (\overline{A} + B) (\overline{A} + B)$  = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) = (A + B) (A

Note: K-map constst of a no. of Squareq. Each one q-live Square Is coll. To do K-map intrimization like expression shows be to sop from (2) pos form. Itile is entremely weber and entensingly used in the minimization of function of 2, mesagle K-map, z-variagle K-map, 4- variagle K-map and 2007.


f= MM(0,2,3, 4,5,6,7,9,149) Q F(AIB)=(A+B)(A+B) E ありごというが 0 Ato Cto 6+5 EtD R C+5 C+D 0 14 4 0 AtB 0 0 0 B=f 0 0 AHB 0 ٥ 0  $f(A_1B_1C) = (A+B+C)(\overline{A}+\overline{B}+\overline{C})$   $(A+B+C)(\overline{A}+\overline{B}+\overline{C})$ AIB (0 0 ٠ AIB Bti Bte Bte Btc (C+D) (A+B+C) (AIB+C) (A+E) 0 0 (0 > (E+E) A f= (2+0). (A+12+c) (A+15+c) (A+0) 0 A V(A+B) 


( ) may it no de alla alla in l'alla l'alla 149113 1.1.2.2 26 XJAND and NOR Implementation of In the design of digital circents, the minimal boolean expressions are usually obtained in sop -form (er) pos form. Sometimes the minimal enpressions may also be enpressed in hybrid -form. For example -f= ABC + ABC + ABC 1 (F)Given enample is in sop-form. So, sop enpoussion can be implemented by using AND OR Logic as shown below. (1)Lording (ad hidy ABC (15 (S)9512 (1 1) 1239 D supris pl -ABC+AB+ABC 2anil. AB Replace 325 1 E Commerle mensle Marinelle





Scanned with CamScanger


The procedure to convert an AOI logic to NAND logic (or) Alor logic is given below. Draw the exect 10 AOI Logic I IT NAND hardworse is chosen, add a circle at the output q each AND gete and at the inputs to all the OR gates. (3) If NOR hardware & choosen, add a circle at the output q each OR gate and at the inputs to all the AND gates. (9) Add (07) Lubtract an invester on each line that received a circle in step@ (1) 3 that the polarity of signals on those lines remains from that q the original allegram. Replace bubbled or by NAND and bubbled AND by NOR: 5



















Realization of AND gate Using NOR Gate - ( 125 (2) 1.B ash (= 10) A·B () f=g AB 3 A---- $\overline{\overline{A} + \overline{B}} = \overline{\overline{A}} \cdot \overline{\overline{B}} = \overline{A} \cdot B$ 116 (3) Redits then of Not 112 C Realization of OR gate Using NAND SNOR gates . 1. 1)

























S  $(\mathbf{y})$ AtE A+B+A+Bod A B A+R Stikeli 小一日日 Denter ()  $\frac{\partial f}{\partial t} = (A + \overline{B}) + (\overline{A + a})^{0} = (A + \overline{B}) + (\overline{A + a})^{0}$ A.B.L AR +AR 11

32 A.B+AB = AOB Using NAND Implementation: " Hop and power of and and X Cam (î) AB+AB Y= AD + AB 21 R)





3 A Do Do of LS




$$= \frac{\operatorname{Amplement} \operatorname{Ike} - \operatorname{Hellowing} \operatorname{Functions} \operatorname{Oseng} \operatorname{NAND} \operatorname{Gates} :}{(124)}$$

$$= \frac{\operatorname{Amplement} \operatorname{Ike} - \operatorname{Hellowing} \operatorname{Functions} \operatorname{Oseng} \operatorname{NAND} \operatorname{Gates} :}{(124)}$$

$$= \frac{\operatorname{Amplement} \operatorname{Ike} - \operatorname{Implement} \operatorname{Ike} - \operatorname{Implement} \operatorname{Ike} - \operatorname{Implement} \operatorname{Ike} \operatorname{Implement} \operatorname{Ike} \operatorname{Implement} \operatorname{Implement} \operatorname{Ike} \operatorname{Implement} \operatorname{Implement}$$


60




=) Find the complement of the following boolean function & Reduce thing to mananem wo. of literals. O (be+ad) (ab+ed) ( Ed + abe + acd + abe) 11 (and 1) Sol (be +ad) (ab+ca) vilan  $= (\overline{bc} + \overline{ad}) + (\overline{ab} + c\overline{a})$ = beind + abied and starts = (5+c) (a+a) + (a+b) (c+d) (1+i) (1 = ab+bd +ac+cd+ac+ad+bt+bd. = ab +ac +bd +cd +ac +ad +bc +bd . , Ed tabe tacd tabe Eq = WAT My (State) = Ed +acd tab(Etc) Atspril in = Ed + acd + ab + ( KIN) 1 = Ind · acd · ab  $= (b+\overline{a})(\overline{a}+\overline{c}+\overline{a})(a+\overline{b})$ SPEI YEI CAR = (ab+bc+bd+ad+cd+d) (a+5) = [ab+bc+d-(b+a+c+1))(a+5) 1 PFILLE = (ab+bc+a) (a+5) -- ~ 11 08 2 abe+ ad+6d ( te) ( Gave? 1 (n 1) **n** 

33 Reduce Using mapping the following expression and implement 136 the real minimal capacisters in universal legic F= Em (0,2,4,6,7,8,10,12,13,15) CD AB 01 AD CO F= CO+ AD+BO+BO+BCD 0 BCD H  $= \overline{D}(\overline{H} + \overline{E} + \overline{C}) + BD(\overline{H} + C)$ 10 BD ABD CD D (A+B+E) A BD (AK) NOT nun B 33 F 111 A BIND in se (Using NAND gates)

11.0 1 40 M Bac 11 1 - 1 159 A ā 지말 1.000 1 341 1.5 S A S A D R S A 1 D F B D F CH + ARD F KCD A D Using NOR Grates D (p mit C) 商 NAND NOR  $\mathbb{E}_{\mathbf{I}}(nn)$ NOT






Mininize the empression Using K-map and Implement it Using NOR gate  $-f(A_{1}B_{1}C_{1}D) = Em(1,4,7,10,11,12,13) + Ed(5,14,15)$ = TTM (0,2, 3,6, 8,9) + Ed (5, 14, 15) C-1-D AB 1 01 At& AB 00 0 6 0) AtB AR OF X О X Ato AB 11 Ato AD 100 1. 31 (1 0 => (A+B+C) (A+B+C.) (B+C+O) (B+C+O) -f= (A+R+C) (A+B+E) (B+C+D) (B+C+D) 1-2.1  $f = (\bar{A} + B + c) + (\bar{A} + B + c) + (\bar{B} + c + c) + (\bar{B} + c + c)$ AtBIC 31 13 A+B+E AB 8+2+0 BC B+c+o




UNIT-II => Combinational circeits :-Digital Logic circuits -> Regic circuits for dégital systems may be combinational (0) Sequentfal. In combinational circuits, the output variables at any instant of time are dependent only on the present input variagles. A combinational circett consists of input-variables, logic gates and output variasles. \* Rogic gates accept stynals from the input and generate stynals to the outputs. Combanato onal X-Inpiet Logie cheest Valiaster Design procedure of combinational client ?. the design of combinational circuits starts feers the Specification of the peoplem that can be implemented in a logse cerest d'agram or a set of Boolean function. FROM the specifications of the circuit, determine the required (1)number of Popults and outputs and assign a symbol to each (a) Desire the truth task that defines the required relationship between inputs and outputs. Obtain the boolean function and draw the Logic diagram. 3


> Integrated NAND-NOR Gates :-NAND gate is actually a series of AND gate with NOT gate. If we connect the output of an AND gate to the ilp of a NOT gate, this comfination will work as NOT-AND En NAND gate. its output is I when any or all inputs are 0, otherwise of is I.



Nor gate is actualles a Sceder Of OR gate with NOT gate office connect the output of an OR gate to the silp of a Not gate, this combination will work as Not-or or Nor gate. Its output is o when any (2) OF all inputs are 1, otherwise output is 1.



→ Multifunition gates ~ We gates which are doing mettifunction, those type of gates are called multifunction gates. Many functions will perform by these gates.



=> Design Specification plan - the idea is to design a multiple function gate that will have sets of inputs, and one output F. the functions F will be instructed to perform four different logge operations. A and B are the data inputs. X and Y are control what the gate will do. X and Y are the operation selection lenge.

Devign melhodology "- A and B tell the gate what operation to operform. If A and B Boitrace O, the gate will all all on AND gate.

If A =0, B =1, U We gate WELL OPER OPERATE as NAND	ete as NOR. If	eate al O A and B are	R. G L Corte	L A= 51, N	I, B=0	2
	1 ( )	10000	[ Vin	001	MAR	
· A B XY OO AND	NY TIND 00 0	NAND.	00	OR	1	
A B XY O O AND O I OR I O NOR I I NANI	01:0	i ti	01	1	0	
LI NAM		0	11		0	
		The share of the				-
X and y depend , taskes for AND,	NAND, OR and N	OR Cen be	seen	Po n	Fegures	

the three above figures can be condensed into a lengther treate taske al shown below figure

7 / J T	ruit table a	f mults - fus	retton gate	Shiel .
		Ence		
Gales gate	Gale R. C.	Soa	5420 gab	
N000-	0			day
× 0 - 0	000	00 (0)	00 -01 -1-	2 98
AR 0000	10 10			
	3		12 1 che .	11.

It can easily be seen how the truth task can get rather complecated. Karnaugh (K-map) map would be a more convenient way to represent the multi-function gate AB AB AB ATB AB 0 11 dy 00 Em (2,3,5,7,9,11,12,13) Ry 00 By using the ones on the task, TY 0) the function can be weatten 14 11 as a Rum of products (Sop) 1410 To do the you need ABXY to multiply out to eshed 1. Therefore, the un sample fiel crueit for for fil. E = AXY + BXY + AXY + BXY 01 . 21 Ma Shemette allageans AXY BXY AXY BXY D

> Half-Adder :- A half-adder is a combinational circuit with two bouares Inputs and two bruares outputs (Sum and Carry). It adds the two Inputs (A&B) and produces the Lum (S) and carry (C) as a output late. a bottom i traditoria allast => Block diagram :-Theory of the part of the provide the All all a Z liem Half Adder > carrep B Truth task a labor to the labor Lence 14 mill -map for (S) (-map for(C) Ocetputs Inputs 4 B S C A 0 50 A B 0 0 0 0 0 Ø 0 0 1 0 D 0 0  $S = \overline{AB} + A\overline{B}$ 0 C=AB J = A @ B Logic diagram " 00 S= ADB 4 B Sum B C=AB 4 B Carrey ter its

Full Adder :- A full adder is a combinational cirect that adds two ist and a carry and outputs a sur ist and Carrep Sit the feel adder adds the bits A and B and the carry fear the previous cohemp called the carry in' (Cin) and output the sum bot 's' and carry bot called ( Cout). A >S Full adder В Cin Cout Block dragean =) Truth Task "-1 annin A. Wish L-map for S Inputs Ocetpets BC92 Cout A Cin S A B 11 0 0 0 0 0 0 0 0 Ð 1 Ι. 0 0 I 1 0 C = ABCIN + ABCIN + ABCIN + ABCIN 1 0 0 0 O 1 1  $=\overline{A}(B\oplus c_{10}) + A(\overline{B\oplus c_{10}})$ 0 1 ٥ 0 = A ( B B Cin 1.1 0 0 0 1 L-map for cout O ı 1 1 A Rein 0 > Lagic diagrams "- (Using two half addess) - Half add Cout = BG + AG + AB L= A @ R @ Cin A DB B-(AOB) Cin C. Cout = (A OB) + AB carry C= ABC+ABC+ABC+ABC = c (ARFAB) + AB ( (FE) AB Halfadder = c (AOR) + AR

> Multi-Bit adder :- me most basic alltimetic Operation is the orderition of binary digits. A comparational Clicent that performs the addition of more bits ( multis) is called multi-fill edder.

=> Block Diagram :-R-83 sit 1\_Set fall ful C2 adder adder C4 So 53


A circuit for adding two 4-Sit benare numbers. To add multiple brace bits together, we must soulude a possible carry over from the lower order of magnitude, and Send It as an inpet-cased to the next higher order of magnitude St.

\*

Addition of two sets is called half addes Addition of 3 Stz is called full adder. × By using full address we are adding more Sits. \* these type of address are called mutth-Get orders.

- Multipleners - (Multiplening means sharing ver shift bree A multiplease is a combinational clocelt that selects binarg Prformation from one to many input lines and direct to a Single output line.

The routing of the desired data inputs to the output is Controlled by select inputs (or) Selection lines. For 2"X1 multiplener 2" input lines, 1" output line, n' celectron lanes. Multipleass is a Universal Logic Circuit. \* It is a parallel to seeial converter. As It is selecting one que input data as a output. It also called as Data selector



=> Basic 2-input multiplener = Second fill is A 2- Input multipleaser has two data inputs Do & O, , One selection line S and one output Z Logic diagram Block dragean Phyle Sulpet 120 Tout Tasle Do Z Do 2 2X1 MUX D Do 0 DI R= SDo+SD1 When S=0, AND gate 1 is enabled & AND gate 2 is disabled So x=Do. when S=1, AND gate à is emasted & AND gate i is disasted elled as Duto states  $so x = D_1$ . = Base 4-Input Multiplener :-A 4- Popul multipleaser has 4 Data inputs Do, D1, D2, D3 and two data select projects so & S, . The logic Levels applied to me So, S, inputs determine which AND gate is enabled, so that Its data passes Through the OR gate to the Olp.

21 441 445


Logic diagram Truin Tasle Block drageam SI 50 Z Do Do 0 4×1 >2 Do 0 D, MUX Di D2 Di 5, 20  $Z = \overline{S_1 S_0 D_0} + \overline{S_1 S_0 D_1} + S \overline{S_0 D_2} + S_1 S_0 D_2$ 16-Input multiplenes from two 8-Input multiplenes of To design a 16-input multiplease from two 8-input maltipleaer one OR gate and one invester is requeered then four select inputs S3, S2, S1, So will select one q 16 inputs to pass 1500 eggs to X. the S3 input determines which multiplener is enabled. when Iz = 0, the left multiplease is enabled and Sz, S, and So inputs determine which gits data inpet WIN appear at the output and pass through the OR gate to X' when sz=1 we right multiplener is enabled and Sz, S, & So inputs select one quite data inputs for passage to output X.

So fig Legge diagram for SI 4 Cascading 9 two 8x/MUX 52 to get . 16×1 MOX. 53 00 EN EN 50 50 SI 21 82 52 Do Ø Do PI DI 8×1 2 02 Da 8X1 del 10 Dz Dz MUX 11 MUX Dy Dφ DS 05 DG DG 14-Dy 18-+ D7 10 = Dessan of a 16:1 Mux Using 4:1 Mux = 0.11 To design a 16:1 mux using 4:1 mux, five 4:1 mux & needed. four Inpute are applied successively and 4 relat input are required, select soper C&D are applied to s, & lo terminals q the focer multipleners. the outputs q these manes are connected as data inputs to the strux! MUX & Select lines A4B are applied to S, 4 So.


Call More mary large 1881 mile & and 181 Mark all must have as take inpits . Oll D 4:1 1 FI shall lines. This a 15 (1 M W. W. 2 MUX 3 So S1 The inputes but one are dominant to this D When the the state of the and the and will take time & 111 mox U 4:1 5 Fa MUX 6 r So SI 7 D 4:1 C MUX 110 8 S2 13 F3 4º JOM 1 10 MUX R A 1 So \$1 1/1 D C 123 Log & deagram 12 F4 4:1 13 for 16:1 MUX URING 4:1 MUX 1305 . 101 714 MUX 15 So 51 In they would and icolory families C frontings should be to standard South of the grant of the "Il" salar to the heart of the stand of the and let 5 a (J. Take - he has vitrated as a fiction they

→ Design of 32X1 MOX URING two 16X1 MUX & One 2X1 MUX = A 32X1 MOX has 32 data inputs. So it requires five data Scheet lines. Since a 16X1 MUX has only four data Relat lines, We inputs B, L, D, E are connected to We data scheet lines 9both 16X1 MUX cand the most segnificant input A is connected


to the single data line & \$\$1 mux.




F= Em (1,2,6,7)




Ro



Demultipleaer :- (Data Distributor) A Demultiplener performs the reverse Operation of multiplemer. It takes a single input and dustributes it Over several output. So, Demultiplener can be called as "data distributor". Gince it trapsmitte same data to different destinations, a demultiplements 1 to N device.




1 A A Consideration of the second of the sec
= 1 Rine to A- Line Demaltiplemen ?- Tout task
and a a contraction for former the second of the
Block dragkans
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$D = Demox \rightarrow 0_2$ $(110 0 0 0 0)$
At 03 milling D. O O O Milling the
So 2,
SI So Kogge Diagrom
to the state
$O_0 = D\overline{S_0}\overline{S_1}$
D
$O_1 = D_2 \overline{S_1}$
TODE,
$\frac{1}{2} = \frac{1}{2} = \frac{1}$
= 1 Line to & Rine Demultiplenes of the state of the stat
2 3, 20 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
00000000000000000000000000000000000000
1000000000
101.0000000
111000000



= Truit Taste	e			
So S, S S S Z		000000	0 0 0 0 9 10 11 12 0 0 0 0	000
	000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 6 0 0 0
		00000	0 0 0 0 0 0 0 0 0 0 0 0	000 000 000
0 1 1 1 1 0 0 0	00000	000000	0000	000
1001			0000	000
	0000 0000	00000		000
	00000		0000 0000	0000
Design of 1:	32 demox US	1819 two 1:16	Demox :	- 12 g 102 g
Dig		Po		
ben	Do	En 1:16 Demux BCDE	y 3	1 - 1 - 1 - 1 - 2
		Din	016	
		En l:14 Derovy	1 1 1 2. 13	

der and (12) 🕚 ecoder " Decoder is à logic device that converts any D-1st binary input code into 2° output lines such that only one Output line is altivated for each one of the possible combinations of inputs. Each of NInputs, these are 2 possels input combinations. Or codes. For each of these input combinations only one 9 2" Output lines will be active high, all other outputs will remain lasty and points (c) Incellive. + Some decoders are designed to produce active low op, while all the other Outputs remains ligh, Ao Decoder 2 outputs ANZ NX 2 N Decoder HN-1 2 " input code figure 3X& Decoder N= 3 = 3X 23 × 2X4 Decoder n=2 => 2(X22 => of Design and Implementation of 2to 4 Decoder with allow high Do Output (03) Using AND gates. 人をおがしか 12 2 to 4 Decoder Block drageam -> 50



$\rightarrow 2 \times R D and a = P$
== 3X & Decoder :- A 3 to & Decoder has 3 soprets and 8
autoute It uses all AND gates, Therefore the outputs are allive
Le A Tan alting land outoute, NAND gales are used of
hogh. For alline tow outpuss of he cauge of has three input lines
Called a sline to 8 line decoder because It has three input lines
Called a sline to & sine . and eight output lines. It can also be called as a brinary to
Ortal Decoder.
Unputs
$\begin{array}{c c c c c c c c c c c c c c c c c c c $
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
B D D L L D D D D D D D D D D D D D D D
C Decoder 505 10000 0000000000
Trutte taske
$A_1 $ $B_1$ $C_1$ $C_2$
HIJA -
$D_0 = A \overline{B} \overline{C}$
$D_i = \overline{A}\overline{B}C$
$D_{0} = \overline{A} R \overline{C}$
$\overline{\Lambda}$
Dz = 415C Logo drogram
$D_4 = A\overline{B}C$
Dor = -DRC
$b_{\alpha} = ABC$
$D_{\gamma} = HBC$

(16)Design & graplement 4 to 16 line Decoder from two 3 to 8 line Decoders. On Inclu. all I . It combe Block drogram ( ) in the second 50) -> Do > DI be all a property Ao DD2 AI 3 to 8 Decoder 2 D3 > DY > D5 Az to to in si > Decemal Az DG 2 Outputs. Benerof Inputs D8 D9 D10 ) DII 3 to 8 Decoder 60.0 D12 D12 D14 D14 D15 0 Ist Juni D= 17 RC Truth Table 1) 120 Outpuel Decement 010 012 012 014 014 08 60 0 Brarg Inputs f 0 0 0 0 A 0 0 O Ð As 0 A3 00 00 Ð Θ 0

Sequential Cércents - I

In Sequeential logic cérevite, the output is a familion of The present coputs as well as the past inputs and outputs. It consists of combinational céreeits and memory elements. The past values is provided by feedback from the output back to the input. Enamples of Sequential areasts are \* Sequence generator \* Counters \* Shiff registers \* Seelal adders = Block drageam :-Combinational Input > Outpu cercelt fig@ -Sequential cleelt Mesono Reg element

Sequential correct includes memory element to store the pert data. Its information Stored in the memory element at any given time diffines the present state of the sequential cerecity.

Combinational circlet

Sequentral circelt

In sequential corrects, the

Instant of time are dependent

not only on the present i/p

present state, i.e on pest velues

Variagles, but also on the

(1) Memory unit is requered to

Of the cercet.

output variables at any

 $(\mathbb{D})$ 

- In combinational circete, (i)the output varables at any Instant of time are dependent only on the present SIP Variasles.
- (2) Memory Unit is not required 10 combinational circuits.
- 3 combinational cerecte are faster because the delay b/w the ilp and olp is due to propagation delag of gates only.
- (4) It is easy to design
- (5) the combinational logic circuits are independent of the clock.
- (6) the combinational digit cerceit don't require any feedback.
  - (5) It's behaviour & described

- Store the past values of the sip Variasles in Sequential circuits. (3) Sequential circults are slower
  - than combinational circuite.

@ It is harder to clessen.

- 6 the manimum sequential logic circuits are used a clock for triggeeing the flip -flop Operation.
- the sequential digited Logic (6)cerusta ulilize the feedbacks feom outputs to inputs.
- by the set of output functions. Block drageam (8) Combinet gonef

Cercente

(D) It's behaviour is described by the set of nent-state feer's and the set of olp functions.

Block dragram :ops Slp'x combinational circuite memoreg element

Comparision between Synchronous and Asynchronous Sequentiel Circuitz:

Synchronous Sequential Cercelte

Azynchronous Sequential circets

- D In Synchronous cereits, memory elements are Clocked Flip-Flop's (FF's).
- (2) In INIS, the change in ilp signals Can ffect memory elements upon activation of clock signal
- 3 the manimum Opelating speed of the clock depends on time delages involved

they are easter to design Ð

 In Asynchronous corcepts, memory elevents are either Unclocked Flip-Flops (Or) time delæg elements.
 Do this, charge in ilp signals can ffeet memory elements at any instant of time.


(3) Because quie absence of the clock, asynchronous cerceits can Operate faster tharm synchronous circents.

I these are more déficielt to desage.

= Latch :- the term Lates is used for certain flip flops. It refers to non-clocked flip-flops. + Latch is a Sequential device that Checks all its inputs Continuously and changes its octpute accordingly at anytime Independent of clock signal. Gated latches (00) Clocked flops are latches which respond to the inputs and Latch onto a 1" (0) o' only where they are enabled, when the enable signal (or) getting signal is hegeb. In me absence of Enable (er) gating signal the latch does not respond to the changes in its inputs ( here the gating segual arrowy be a clock pake). Latch may be an Active high "input latch (or) an active low Input latch. In Active Latch (High) constructed with NOR getes. In Active lately (low) constructed with NAND gates - Hip-Flops - The most important meanary element is the Alop-flop, which is made up of an assembly of logic gates. There are several different gate arrangements that are used to construct flip-flops in a wide variety of ways. Each type of flip-flop has special features (or) characteristics necessary for particular applications.

→ Flip-Hops are the bassic building blocks Of Requestial Circles. Actually flip-flop is an one bit memory device it can store eliter '1' (or) '0'.

- General Stip flop Symbol :-



The flop-flop can have one (or) more inputs, we slp sequals which command we flop-flop to change state are called excetations.

The applications of flip-flops are server as a storage device It stores a 'I' when its output 'Q' is a 'I' and it stores a 'O' its output Q is 'O'. These are mainly used in Registers and Counters. Difference between Latches & flip flops -

Lateb

U A Latch & an electronse sequential logic cereat used to store information in an asyn-Chronous arrangement.

Dre Latch Can store one bit information, but Output State Changes only in response to data input.

(3) Latch is an asynchronous device and it has no clock input.

> Lately holds a bit value and remains constant until new inputs force it to change.

(4)

S

Latches are Level sensitive and the Olp Level is high. Therefore as long as the level is logic level I the Olp can change if the ilp

## Flip Flop

D A Flip flop is an electronie Sequential logic circuit used to Store information. In an synchronous arrangement

(2) One flip-flop can store one bat data, but output state Changes with clock puble only.

3 Hop-Flop has clock input and its output is synchronised with clock pulse.

(2) Flop Flop's holds a bost value and stremains constant contal clock pulse se received.

(5) Flip Flops are edge seonsitive they can store the ill only when there is either a rising (Or) falling edge of clock.


=> SR Lateb WILL NAND Gates	Active - Low latch :-
Cerecit diagram :	Truth Table
$S \longrightarrow Q_{n}$ $R \longrightarrow \overline{Q}_{n}$	S R Q <sub>1</sub> , Q <sub>1</sub> 0 0 Invelid state 0 1 1 0 (Set) 1 0 0 1 (Reset)
$\frac{(ase i)}{S=0, R=0}$	1 helper Alo Change ()
R=0 k=0 k=0, $R=0$ the ocetprete	ave $\Theta_n = 1 \notin \overline{\Theta_n} = 1 \cdot \Omega_0$ , these is
Invalid state / Indetermined. Case ii, :-	and a set of the second and the second secon
when $S=0, R=1$ $S=0$ $0$ $0$ $Q_{1}=1$ $R=1$ $Q_{2}=0$	: when $S=0$ , $R=1$ the outputs are $Q_n=1$ & $\overline{Q_n}=0$ .
K=	


(ase ili, :- s=1, R=0 RUXALIN to mail the we 1.2 239 mg and the said - 9n= o S=1 . when s = 1, R = 0 the outputs  $-\overline{Q_0} = 1$  (in are  $\overline{Q_0} = 0; \overline{Q_0} = 1$ ) R=0 solling T, Jo wall & au Case in, -Pristing the putteril reactive experimental S=1; R=1 :. When s=1 & R=1 the outputs  $- \Theta_{D} = 0$ are Bn=0 % some as previous 5=1 Hund state : so, the olp is no chorage Bn Fl will state I up i al will on 0 is and as have says preduced and in it is also SR Latch welt NOR Grates / Active high Latch :-Truth Taste -> Circuit dbegram and the do has have a Master R. Qn Qn S 90 101 0 0 No Change oupt deals what is a 0 1100 -9, 0 Invaled Xlote -- the above four cases case (1, 11, div, also present Borthe ) the peocedure is same here also. Once we do same opeation we get above tout tagle.

Flip-Flops :-It is a memory element, made up of an assembly of logic gates. FIP Flop also known more tormally as bestasle multivibretor. Hip Hop is a one bit memory element. Perfiet e 13137 + Flip-Flops are classified into 4 types SR Hip-Flop  $(\mathbf{D})$ 3 JK Flip-Flop Verel 15 Q 3 D Elip-Flop Flop-Flop. T > Clocked SR Flip Flop : 101 and and and > Block drogeans of SR Elip-Elop :--S. Q, Clock Q, Flop CIK . 和凡 Flop Bo R B Block deegeam (a) cécuit d'ageam 1 1 34 O Truth task CIK S Q, R 0 No change 0 0 1 1 (Relet) 0 13/025 0 14 11 1 0 (Set) 1-11 Invelled state 111

(a) chalaeteristac Table :-

From truth table find characteristic table. 1400 (e) Chalacteristic equation Qn+1 Q, CIK R L 0 0 0 0 1 Ş Ran 11: 0 0 00 1) 01 10 0 0 0. 0 0 0 0 0 1) 1 Qn+1 0 StRAD X = ۱ 1 1 X 51.185 2100 Ð Eacitation task : Ð State diagram s=0; R=X QnH Qn S R S=X R=0 0 0 X 0 S=1 R=0 0 0 0 0 0 1 Qn Qn+1 X 0 S=0 R=1t.cle Qn Anti C R 00 -> ('')0 0 alest Allerial and \* Jo SR Flip Flop S=1&R=1 Qn Qntt OX they the state is intetermend D 01 state. mes drawback is 0 10 0 Worded in JK Flip Flop. 11 -> 00 (6) X 0





COUNTERS :-0 -> A digital counter is a set of flip-flop (FFs) whose state change in response to pulses applied at the input to the counter. -> A counter is used to count pulses. -> A counter can also be used as a frequency divider to obtain wave-forms with frequencies that are specific fractions of the clock frequency. -> They are also used to perform the timing function as in digital watches, to create delays, to Produce non-sequential binary counts, to generate pulse trains, and to act as frequency counters.

→ counters are classified into

(i) Asynchronous counters (ii) Synchronous counters.

> Asynchronous counters also called as ripple counters (or) series counters. comparison of synchronous and Asynchronous counters

Asynchronous counters

- 1. In this type of counter FFs are connected PD such a way that the oulput of first FF drives the clock for the second FF, the output of the second-to the clock ofthe -third and so on.
- 2. All the FFs are not clocked simultaneously
- 3. Design and implementation is very simple even for more number of states
- 4. Main drawback of these counters is their low speed as the clock is propogated through a number of FFS before it reaches the last FFS

synchronous <u>counters</u> I. In this type of counter<sup>Free</sup> is no connection between the output of first FF and clock input of next FF and so on.

2. All the FFs are clocked simultaneously.

3. Design and implementation becomes tedicus and complex as the number of states increases


4. Since clock is applied to all the FFs Simultaneously the total propogation delay is Equal to the propogation delay of only one FF' Hence they are dister. Asynchronous Counters :-

→ To' design an asynchronous counter, first write the counting sequence, then tabulate the values of reset signal R for various states of the counter and obtain the minimal Expression for R or R using K-map or any other method.
 → Provide a teedback such that R or R resets all the FFs after the desired count.


Ø

Design of a mod-6 asynchronous counter using TFFS A mod-6 counter has six stable states 000,001, 010,011,100, and 101. When the sixth clock pulse is applied, the counter temporarily goes to 110 state, but immediately resets to 000 because of the feed back provided.

→ Here weare using 3FFS -for designing, three · FFs can have eight possible states, cut of which only six utilized and the remaining two states 110.and 111 are invalid. → For the design, write a truth table with the present state outputs  $G_3, G_2$  and  $G_1$ , as the variables, and reset R as the output and obtain an Expression for R in terms of  $G_3, G_2$ and  $G_1$ , for active-low rest R is used.



Logic diagram.




# > Design of mod-10 asynchronous counter using " T FFs:-

- ⇒ A mod-10 counter is a decade counter. It is also called a BCD counter or a divide-by-10 counter. It requires 4 FFs.
- → This counter has ten stable states 0000 1. Through, 1001, i.e it counts from 0 to 9. → The initial state is 0000 and after nine deck pulses it goes to 1001. When the tenth clock pulse is applied, the counter goes to state 1010 temporarily, but because of the feed back provided, it resets to initial state 0000.
- → So, there will be a glitch in the waveform of  $Q_2$ . The state 1010 is a temporary state for which the reset signal R=1, R=0 for 0000 to 1001, and R=X (don't care) for 1011 to 1111.


Shift Register counters :-

- → one of the applications of shift registers is that they can be arranged to form several types of counters.
- → Shift register counters are obtained from serial-in, serial-out shift registers by Providing feedback from the output of the last FF to the input of the first-FF. These devices are called counters because they exhibit a specified sequence of states.
   → The mostly used shift register counter is the ring counter. as well as the twisted ring counter.
- Ring counter :-

→ This is the simplest shift register counter. the basic ring counter using DFF's is shown below-fig@. The realization of this counter Using J-KFFS is shown in fig @. → The FFs are arranged as in a normal shift register, i.e the Q output of Each istage is connected to the D input of the next stage, but the Q output of the lost ff is connected back to the D input of the first FF such that the array of FFs is arranged in a ring and therfore, the name ring counter.



-fig@:- Logic diagram of 4-bit ring counter Using D-flip-flop




figh ! Using In Ffs.

> In most instances, only a single 1 is in the register and is made to circulate around the registers as long as clock pulses are applied. -> Initially, the first FF is preset to a 1. so, the initial state is 1000, i.e BI=1, B2=0, Q3=0' and Q4=0. After Each clock pulse, the contents of the register are shifted to the right by one bit and 94 is shifted back to 91. -> The sequence repeats after four clock pulses. The number of distinct states in the ring counter, i.e the mod of the ring counter is Equal to the number of ffs used in the counter.

→ An n-bit ring counter can count only n bits, where as n-bit ripple counter can count 2<sup>n</sup> states bits.

→ It is Entirely a synchronous operation and requires no gates Externial to FFS, it has the further advantage of being very fast.



Computer Arithmetic:

## Introduction:

- Arithmetic instructions in digital computers manipulate data to produce results necessary for the solution of computational problems.
- > These instructions perform arithmetic calculations and are responsible for the bulk of activity involved in processing data in a computer.

The four basic arithmetic operations are **addition**, **subtraction**, **multiplication and division**. From these four bulk operations, it is possible to formulate other arithmetic functions and solve scientific problems by means of numerical analysis methods.

- > An arithmetic processor is the part of a processor unit that executes arithmetic operations. The data type assumed to reside in **processor registers** during the execution of an arithmetic instruction is specified in the definition of the instruction. A:n arithmetic instruction may specify binary or decimal data, and in each case the data may be in fixed-point or floating-point form.
- > We must be thoroughly familiar with the sequence of steps to be followed in order to carry out the operation and achieve a correct result. The solution to any problem that is stated by a finite number of well-defined procedural steps is called an <u>algorithm</u>.
- > Usually, an algorithm will contain a number of procedural steps which are dependent on results of previous steps. A convenient method for presenting algorithms is a <u>flowchart</u>.

# Addition and Subtraction:

As we have discussed, there are three ways of representing negative fixed-point binary

numbers: signed-magnitude, signed-1's complement, or signed-2's complement: Most computers use the signed-2's complement representation when performing arithmetic operations with integers.

#### i. Addition and Subtraction with Signed-Magnitude Data:

When the signed numbers are added or subtracted, we find that there are eight different conditions to consider, depending on the sign of the numbers and the operation performed. These conditions are listed in the first column of Table shown below.

		Subtract Magnitudes		
Operation	Add Magnitudes	When $A > B$	When $A < B$	When $A = B$
(+A) + (+B)	+(A + B)			
(+A) + (-B)		+(A - B)	-(B-A)	+(A - B)
(-A) + (+B)		-(A - B)	-(B-A) + (B-A)	+(A - B)
(-A) + (-B)	-(A + B)		. ,	
(+A) - (+B)		+(A - B)	-(B-A)	+(A - B)
(+A) - (-B)	+(A + B)	, ,		
	-(A + B)			
(-A) - (+B) (-A) - (-B)	,	-(A - B)	+(B-A)	+(A - B)

<u>Algorithm:</u> (Addition with Signed-Magnitude Data)

- i. When the signs of A and B are identical ,add the two magnitudes and attach the sign of A to the result.
- When the signs of A and B are different, compare the magnitudes and subtract the smaller number from the larger.
   Choose the sign of the result to be the same as A if A > B or the complement of the sign of A if A < B.</li>
- iii. If the two magnitudes are equal, subtract B from A and make the sign of the result positive.

#### <u>Algorithm:</u> (Subtraction with Signed-Magnitude Data)

i. When the signs of A and B are different, add the two magnitudes and attach the sign of A to the result.

- ii. When the signs of A and B are identical, compare the magnitudes and subtract the smaller number from the larger. Choose the sign of the result to be the same as A if A > B or the complement of the sign of A if A < B.
- iii. If the two magnitudes are equal, subtract B from A and make the sign of the result positive.

The two algorithms are similar except for the sign comparison. The procedure to be followed for identical signs in the addition algorithm is the same as for different signs in the subtraction algorithm, and vice versa.

#### Hardware Implementation:

To implement the two arithmetic operations with hardware, it is first necessary that the two numbers be stored in registers.

- i. Let A and B be two registers that hold the magnitudes of the numbers, and As and Bs be two flip-flops that hold the corresponding signs.
- ii. The result of the operation may be transferred to a third register: however, a saving is achieved if the result is transferred into A and As. Thus A and As together form an accumulator register.


Consider now the hardware implementation of the algorithms above.

- First, a parallel-adder is needed to perform the microoperation A + B.
- Second, a comparator circuit is needed to establish if A > B, A = B, or A
   B.
- Third, two parallel-subtractor circuits are needed to perform the microoperations A B and B A. The sign relationship can be determined from an exclusive-OR gate with As and Bs as inputs.

The below figure shows a block diagram of the hardware for implementing the addition and subtraction operations. It consists of registers A and B and sign flip-flops  $A_S$  and  $B_S$ .

- Subtraction is done by adding A to the 2's complement of B. The output carry is transferred to flip-flop E, where it can be checked to determine the relative magnitudes of the two numbers.
- The add-overflow flip-flop AVF holds the overflow bit when A and B are added.

Figure (i): Hardware for addition and subtraction with Signed-Magnitude Data



The complementer provides an output of B or the complement of B depending on the state of the mode control M.

- When M = O, the output of B is transferred to the adder, the input carry is O, and the output of the adder is equal to the sum A + B.
- When M= 1, the Us complement of B is applied to the adder, the input carry is 1, and output

 $S = A + \overline{B} + 1$ . This is equal to A plus the 2's

complement of B, which is equivalent to the subtraction A - B.





Figure (j): Flowchart for add and subtract operations

### ii. Addition and Subtraction with Signed-2's Complement Data

- > The register configuration for the hardware implementation is shown in the below Figure(a). We name the A register AC (accumulator) and the B register BR. The leftmost bit in AC and BR represent the sign bits of the numbers. The two sign bits are added or subtracted together with the other bits in the complementer and parallel adder. The overflow flip-flop V is set to 1 if there is an overflow. The output carry in this case is discarded.
- The algorithm for adding and subtracting two binary numbers in signed-2's complement representation is shown in the flowchart of Figure(b). The sum is obtained by adding the contents of AC and

BR (including their sign bits). The overflow bit V is set to 1 if the exclusive-OR of the last two carries is 1, and it is cleared to O otherwise. The subtraction operation is accomplished by adding the content of AC to the 2's complement of BR.

> Comparing this algorithm with its signed-magnitude counterpart, we note that it is much simpler to add and subtract numbers if negative numbers are maintained in signed-2's complement representation.




Figure(a): Hardware for addition & subtraction of 2's complement numbers

Figure(b): Algorithm for adding & subtracting of 2's complement numbers

# <u>Multiplication Algorithms:</u>

Multiplication of two fixed-point binary numbers in signed-magnitude representation is done with

paper and pencil by a process of successive shift and adds operations. This process is bestillustrated with a numerical example.




### The process of multiplication:

- It consists of looking at successive bits of the multiplier, least significant bit first.
- If the multiplier bit is a 1, the multiplicand is copied down; otherwise, zeros are copied down.
- The numbers copied down in successive lines are shifted one position to the left from the previous number.
- Finally, the numbers are added and their sum forms the product. The sign of the product is determined from the signs of the multiplicand and multiplier. If they are alike, the sign of the product is **positive**. If

### they are unlike, the sign of the product is negative. <u>Hardware Implementation for Signed-Magnitude Data</u>

<sup>I</sup> The registers A, B and other equipment are shown in Figure (a). The multiplier is stored in the Q register and its sign in Qs. The sequence counter SC is initially set to a number equal to the number of bits in the multiplier. The counter is decremented by 1 after forming each partial product. When the content of the counter reaches zero, the product is formed and the process stops.



Figure(k): Hardware for multiply operation.

- Initially, the multiplicand is in register B and the multiplier in Q, Their corresponding signs are in Bs and Qs, respectively
- $\hfill\square$  The sum of A and B forms a **partial product** which is transferred to the EA register.
- <sup>I</sup> Both partial product and multiplier are shifted to the right. This shift will be denoted by the statement shr EAQ to designate the right shift.
- □ The least significant bit of A is shifted into the most significant position of Q, the bit from E is shifted into the most significant position of A, and O is shifted into E. After the shift, one bit of the partial product is shifted into Q, pushing the multiplier bits one position to the right.

In this manner, the rightmost flip-flop in register Q, designated by  $Q_n$ , will hold the bit of the multiplier, which must be inspected next.

#### Hardware Algorithm:

Initially, the multiplicand is in B and the multiplier in Q. Their corresponding signs are in Bs and Qs, respectively. The signs are compared, and both A and Q are set to correspond to the sign of the product since a double-length product will be stored in registers A and Q. Registers A and E are cleared and the sequence counter SC is set to a number equal to the number of bits of the multiplier.

After the initialization, the low-order bit of the multiplier in Qn is tested.


i. If it is 1, the multiplicand in B is added to the present partial product in A.

ii. If it is 0, nothing is done. Register EAQ is then shifted once to the right to form the new partial product.

The sequence counter is decremented by 1 and its new value checked. If it is not equal to zero, the process is repeated and a new partial product is formed. The process stops when SC = O.

The final product is available in both A and Q, with A holding the most significant bits and Q holding the least significant bits.

A flowchart of the hardware multiply algorithm is shown in the below figure (l).



Figure(1): Flowchart for multiply operation.


Multiplicand $B = 10111$	Ε	Α	Q	SC
Multiplier in Q	0	00000	10011	101
$Q_n = 1$ ; add B		10111		
First partial product	0	10111		
Shift right $EAQ$	0	01011	11001	100
$Q_n = 1$ ; add B		10111		
Second partial product	1	00010		
Shift right EAQ	0	10001	01 100	011
$Q_n = 0$ ; shift right EAQ	0	01000	10110	010
$Q_n = 0$ ; shift right EAQ	0	00100	01011	001
$Q_n = 1$ ; add B		10111		
Fifth partial product	0	11011		
Shift right EAQ	0	01101	10101	000
Final product in $AQ = 0110110101$				

<u>Figure (m)</u>: Numerical Example of multiplication <u>Booth Multiplication Algorithm:(multiplication of 2's complement data)</u>: Booth algorithm gives a procedure for multiplying binary integers in signed-2's complement representation.

Booth algorithm requires examination of the multiplier bits and shifting of the partial product. Prior to the shifting, the multiplicand may be added to the partial product, subtracted from the partial product, or left unchanged according to the following rules:

- 1. The multiplicand is subtracted from the partial product upon encountering the first least significant 1 in a string of 1's in the multiplier.
- 2. The multiplicand is added to the partial product upon encountering the first O (provided that there was a previous 1) in a string of O's in the multiplier.
- 3. The partial product does not change when the multiplier bit is identical to the previous multiplier bit.

Hardware implementation of Booth algorithm Multiplication:



### Figure (n): Hardware for Booth Algorithm


The hardware implementation of Booth algorithm requires the register configuration shown in figure (n). This is similar addition and subtraction hardware except that the sign bits are not separated from the rest of the registers. To show this difference, we rename registers A, B, and Q, as AC, BR, and QR, respectively.  $Q_n$  designates the least significant bit of the multiplier in register QR. An extra flip-flop  $Q_{n+1}$ , is appended to QR to facilitate a double bit inspection of the multiplier. The flowchart for Booth algorithm is shown in Figure (o).

### Hardware Algorithm for Booth Multiplication:

 $\Box$ AC and the appended bit  $Q_{n+1}$  are initially cleared to O and the sequence counter SC is set to a number n equal to the number of bits in the multiplier. The two bits of the multiplier in  $Q_n$  and  $Q_{n+1}$  are inspected.

- i. If the two bits are equal to 10, it means that the first 1 in a string of 1's has been encountered. This requires a subtraction of the multiplicand from the partial product in AC.
- ii. If the two bits are equal to 01, it means that the first 0 in a string of 0's has been encountered. This requires the addition of the multiplicand to the partial product in AC.
- iii. When the two bits are equal, the partial product does not change.

iv. The next step is to shift right the partial product and the multiplier (including bit Qn+1). This is an arithmetic shift right (ashr) operation which shifts AC and QR to the right and leaves the



sign bit in AC unchanged. The sequence counter is decremented and the computational loop is repeated n times.

Figure (o): Booth Algorithm for multiplication of 2's complement numbers

<u>**Example:**</u> multiplication of  $(-9) \times (-13) = +117$  is shown below. Note that the multiplier in QR is negative and that the multiplicand in BR is also negative. The 10-bit product appears in AC and QR and is positive.

$Q_n Q_{n+1}$	$\frac{BR}{BR} = 10111$ $\frac{BR}{BR} + 1 = 01001$	AC	QR	$Q_{n+1}$	<u>sc</u>
	Initial	00000	10011	0	101
1 0	Subtract BR	01001			
		01001			
	ashr	00100	11001	1	100
1 1	ashr	00010	01100	1	011
0 1	Add BR	10111			
		11001			
	ashr	11100	10110	0	010
0 0	ashr	11110	01011	0	001
1 0	Subtract BR	01001			
		00111			
	ashr	00011	10101	1	000

Figure (p): Example of Multiplication with Booth Algorithm.

## Division Algorithms:

> Division of two fixed-point binary numbers in signed-magnitude representation is done with paper and pencil by a process of successive compare, shift, and subtract operations.

The division process is illustrated by a numerical example in the below figure (q).

□ The divisor B consists of five bits and the dividend A consists of ten bits. The five most significant bits of the dividend are **compared** with the divisor. Since the 5-bit number is smaller than B, we try again by taking the sixth most significant bits of A and compare this number with B. The 6-bit number is greater than B, so we place a 1 for the quotient bit. The divisor is then shifted once to the right and subtracted from the dividend.

- □ The difference is called a **partial remainder** because the division could have stopped here to obtain a quotient of 1 and a remainder equal to the partial remainder. The process is continued by comparing a partial remainder with the divisor.
- If the partial remainder is greater than or equal to the divisor, the quotient bit is equal to 1. The divisor is then shifted right and subtracted from the partial remainder.
- If the partial remainder is smaller than the divisor, the quotient bit is O and no subtraction is needed. The divisor is shifted once to the right in any case. Note that the result gives both a quotient and a remainder.

Divisor:	11010	Quotient = $Q$
<i>B</i> = 10001	)0111000000 01110 011100 - <u>10001</u>	Dividend = $A$ 5 bits of $A < B$ , quotient has 5 bits 6 bits of $A \ge B$ Shift right B and subtract, enter 1 in Q
	-010110 <u>10001</u>	7 bits of remainder $> B$ Shift right B and subtract; enter 1 in Q
	001010 010100 <u>10001</u>	Remainder $< B$ ; enter 0 in $Q$ ; shift right $B$ Remainder $> B$ Shift right $B$ and subtract; enter 1 in $Q$
	000110 00110	Remainder $ < B $ ; enter 0 in $Q$ Final remainder

Figure (q): Example of Binary Division

### Hardware Implementation for Signed-Magnitude Data:

The hardware for implementing the division operation is identical to that required for multiplication.

- ✓ The divisor is stored in the B register and the double-length dividend is stored in registers A and Q. The dividend is shifted to the left and the divisor is subtracted by adding its 2's complement value. The information about the relative magnitude is available in E.
- ✓ If E = 1, it signifies that A≥B. A quotient bit 1 is inserted into Q, and the partial remainder is shifted to the left to repeat the process.
- ✓ If E = O, it signifies that A < B so the quotient in Qn remains a</li>
   O. The value of B is then added to restore the partial remainder in A to its previous value. The partial remainder is shifted to the left and the process is repeated again until all five quotient bits are formed.
- ✓ Note that while the partial remainder is shifted left, the quotient bits are shifted also and after five shifts, the quotient is in Q and the final remainder is in A.

The sign of the quotient is determined from the signs of the dividend and the divisor. If the two signs are alike, the sign of the quotient is **plus**. If they are unalike, the sign is **minus**. The sign of the remainder is the same as the sign of the dividend.

#### <u>Divide Overflow</u>

- The division operation may result in a quotient with an overflow. This is not a problem when working with paper and pencil but is critical when the operation is implemented with hardware. This is because the length of registers is finite and will not hold a number that exceeds the standard length.
- □ To see this, consider a system that has 5-bit registers. We use one register to hold the divisor and two registers to hold the dividend. From the example shown in the above, we note that the quotient will consist of six bits if the five most significant bits of the dividend constitute a number greater than the divisor. The quotient is to be stored in a standard 5-bit register, so the overflow bit will require one more flip-flop for storing the sixth bit.
- This divide-overflow condition must be avoided in normal computer operations because the entire quotient will be too long for transfer into a memory unit that has words of standard length, that is, the same as the length of registers.
- This condition detection must be included in either the hardware or the software of the computer, or in a combination of the two.

When the dividend is twice as long as the divisor,

- i. A divide-overflow condition occurs if the high-order half bits of the dividend constitute a number greater than or equal to the divisor.
- ii. A division by zero must be avoided. This occurs because any dividend will be greater than or equal to a divisor which is equal to zero. Overflow condition is usually detected when a special flip-flop is set. We will call it a divide-overflow flip-flop and label it **DVF**.

#### <u>Hardware Algorithm:</u>

1. The dividend is in A and Q and the divisor in B. The sign of the result is transferred into Qs to be part of the quotient. A constant is set into the sequence counter SC to specify the number of bits in the quotient.

2. A divide-overflow condition is tested by subtracting the divisor in B from half of the bits of the dividend stored in A. If  $A \ge B$ , the divide-overflow flip-flop DVF is set and the operation is terminated prematurely. If A < B, no divide overflow occurs so the value of the dividend is restored by adding B to A.

3. The division of the magnitudes starts by shifting the dividend in AQ to the left with the high-order bit shifted into E. If the bit shifted into E is 1, we know that EA > B because EA consists of a 1 followed by n-1 bits while B consists of only n -1 bits. In this case, B must be subtracted from EA and 1 inserted into Qn for the quotient bit.

4. If the shift-left operation inserts a O into E, the divisor is subtracted by adding its 2's complement value and the carry is transferred into E. If E = 1, it signifies that  $A \ge B$ ; therefore, Qn is set to 1. If E = 0, it signifies that A < B and the original number is restored by adding B to A. In the latter case we leave a O in Qn.

This process is repeated again with registers EAQ. After n times, the quotient is formed in register Q and the remainder is found in register A




Figure (r): Flowchart for Divide operation

Divisor B = 10001,

 $\overline{B} + 1 = 01111$ 

	E	A	Q	sc
Dividend: sh1 $EAQ$ add $\overline{B}$ + 1	0	01110 11100 <u>01111</u>	00000	5
E = 1 Set $Q_n = 1$ shl $EAQ$ Add $\overline{B} + 1$	1 1 0	01011 01011 10110 <u>01111</u>	00001 00010	4
E = 1 Set $Q_n = 1$ shl $EAQ$ Add $\overline{B} + 1$	1 1 0	00101 00101 01010 <u>01111</u>	00011 00110	3
$E = 0$ ; leave $Q_n = 0$ Add $B$	0	11001 10001	00110	2
Restore remainder shl $EAQ$ Add $\overline{B}$ + 1	1 0	01010 10100 <u>01111</u>	01100	2
E = 1 Set $Q_n = 1$ shl $E \underline{AQ}$ Add $\overline{B} + 1$	1 1 0	00011 00011 00110 01111	01101 11010	1
$E = 0$ ; leave $Q_n = 0$ Add $B$	0	10101 10001	11010	
Restore remainder Neglect E	1	00110	11010	0
Remainder in A: Quotient i n Q:		00110	11010	

Figure (s): Example of Binary Division

## Basic Computer Organization and Design

Instruction Codes:


The general purpose digital computer is capable of executing various micro-operations and also can be instructed as to what specific sequence of operations it must perform. The user of a computer can control the process by using a program.

- □ A program is a set of instructions that specify the operations, operands, and the sequence by which processing has to occur.
- A computer instruction is a binary code that specifies a sequence of microoperations for the computer. Instruction codes together with data are stored in memory. The computer reads each instruction from memory and places it in a control register. The control then interprets the binary code of the instruction and proceeds to execute it by issuing a sequence of microoperations.
- □ An instruction code is a group of bits that instruct the computer to perform a specific operation. It is usually divided into parts, each having its own particular interpretation.
- □ The most basic part of an instruction code is its operation part. The **operation code** of an instruction is a group of bits that define such operations as add, subtract, multiply, shift, and complement.
- □ The operation part of an instruction code specifies the <u>operation to</u> <u>be performed</u>. This operation must be performed on some data stored in <u>processor registers</u> or <u>in memory</u>.
- □ An instruction code must therefore specify not only the operation but also the registers or the memory words where the operands are to be found, as well as the register or memory word where the result is to be stored.

### Stored Program Organization

The simplest way to organize a computer is to have **one processor register** and an **instruction code format with two parts**. The first part specifies the operation to be performed and the second specifies an address.

□ The memory address tells the control where to find an operand in memory. This operand is read from memory and used as the data to be operated on together with the data stored in the processor register.



The below figure shows this type of organization.

Figure (k): Stored program organization

Instructions are stored in one section of memory and data in another. **EX**: A memory unit with 4096 words, we need 12 bits to specify an address since  $2^{12} = 4096$ . If we store each instruction code in one 16-bit memory word, we have available four bits for the operation code (opcode) to specify one out of 16 possible operations, and 12 bits to specify the address of an operand.

The control reads a 16-bit instruction from the program portion of memory. It uses the 12-bit address part of the instruction to read a 16-bit operand from the data portion of memory. It then executes the operation specified by the operation code.

\* Computers that have a single-processor register usually assign to it


the name accumulator and label it AC. The operation is performed with the memory operand and the content of AC.

✤ If an operation in an instruction code does not need an operand from memory, the rest of the bits in the instruction can be used for other purposes. <u>For example</u>, operations such as clear AC, complement AC, and increment AC operate on data stored in the AC register. They do not need an operand from memory.

### Indirect Address

- When the second part of an instruction code specifies an operand, the instruction is said to have an immediate operand.
- When the second part specifies the address of an operand, the instruction is said to have a direct address.

- When the bits in the second part of the instruction designate an address of a memory word in which the address of the operand is found, the instruction is said to an indirect address. One bit of the instruction code can be used to distinguish between a direct and an indirect address.
- > An effective address is the address of the operand.




<u>Figure (L)</u>: Demonstration of direct and indirect address.

<u>Computer Registers:</u>

consecutive memory locations and are executed sequentially one at a time. The control reads an instruction from a specific address in memory and executes it. It then continues by reading the next instruction in sequence and executes it, and so on.

This type of instruction sequencing needs a counter to calculate the address of the next instruction after execution of the current instruction is completed. It is also necessary to provide a register in the control unit for storing the instruction code after it is read from memory. The computer needs processor registers for manipulating data and a register for holding a memory address. The registers available in the computer are shown in the below figure



(m) and table (f), a brief description of their function and the number of bits that they contain also given.

<u>Figure (m)</u> :	Basic computer	registers and memory.	
---------------------	----------------	-----------------------	--

Register symbol	Number of bits	Register name	Function
DR	16	Data register	Holds memory operand
AR	12	Address register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction register	Holds instruction code
PC	12	Program counter	Holds address of instruction
TR	16	Temporary register	Holds temporary data
INPR	8	Input register	Holds input character
OUTR	8	Output register	Holds output character

Table (A: List of Registers for the Basic computer.

### <u>Common Bus System:</u>

- > The basic computer has eight registers, a memory unit, and a control unit. Paths must be provided to transfer information from one register to another and between memory and registers.
- > The number of wires will be excessive if connections are made

between the outputs of each register and the inputs of the other registers. A more efficient scheme for transferring information in a system with many registers is to use a **common bus**.

The connection of the registers and memory of the basic computer to a common bus system is shown in the below figure (n).




Figure (n): Basic computer registers connected to a common bus.

□ The outputs of seven registers and memory are connected to the common bus. The specific output that is selected for the bus lines at any given time is determined from the binary value of the selection variables S<sub>2</sub>, S<sub>1</sub>, and S<sub>0</sub>.

<u>For example1</u>, the number along the output of DR is 3. The 16-bit outputs of DR are placed on the bus lines when  $S_2S_1S_0 = 011$  since this is the binary value of decimal 3.

For example2. The memory places its 16-bit output onto the bus when the read input is activated and  $S_2S_1S_0 = 111$ .

□ The content of any register can be applied onto the bus and an operation can be performed in the adder and logic circuit during the same clock cycle. The clock transition at the end of the cycle transfers the content of the bus into the designated destination register and the output of the adder and logic circuit into AC.

For example, the two rnicrooperations

DR DAC and AC DR


can be executed at the same time. This can be done by placing the content of AC on the bus (with  $S_2S_1S_0 = 100$ ), enabling the LD (load) input of DR, transferring the content of DR through the adder and logic circuit into AC, and enabling the LD (load) input of AC, all during the same clock cycle.

## Computer Instructions:

The basic computer has three types of instruction code formats,

- 1. Memory-reference instruction.
- 2. Register-reference instruction.
- 3. An input-output instruction.

Each format has 16 bits. The operation code (opcode) part of the instruction contains three bits and the meaning of the remaining 13 bits depends on the operation code encountered.



(c) Input - output instruction

Figure (n): Basic computer instruction formats

The type of instruction is recognized by the computer control from the four bits in positions 12 through 15 of the instruction.

- ➤ If the three opcode bits in positions 12 to 14 are not equal to 111, the instruction is a memory-reference type and the bit in position 15 is taken as the addressing mode I. A memory-reference instruction uses 12 bits to specify an address and one bit to specify the addressing mode I. I = O for direct address and I = 1 for indirect address.
- If the 3-bit opcode = 111, control then inspects the bit in position
   15. If this bit = 0, the instruction is a register-reference type. These instructions use 16 bits to specify an operation.
- > If the bit I = 1, the instruction is an input-output type. These instructions also use all 16 bits to specify an operation.

	Hexadec	imal code	
Symbol	I = 0	<i>I</i> = 1	Description
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load memory word to AC
STA	3xxx	Bxxx	Store content of AC in memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero

The instructions for the computer are listed in Table (g, h, i).

Table (g): Memory-reference instructions

CLA	7800	Clear AC
CLE	7400	Clear E
CMA	7200	Complement AC
CME	7100	Complement E
CIR	7080	Circulate right AC and E
CIL	7040	Circulate left $AC$ and $E$
INC	7020	Increment AC
SPA	7010	Skip next instruction if AC positive
SNA	7008	Skip next instruction if AC negative
SZA	7004	Skip next instruction if AC zero
SZE	7002	Skip next instruction if $E$ is 0
HLT	7001	Halt computer

Table (h): Register-reference instructions

INP	F800	Input character to AC
OUT	F400	Output character from AC
SKI	F200	Skip on input flag
SKO	F100	Skip on output flag
ION	F080	Interrupt on
IOF	F040	Interrupt off

Table (i): Input-output instructions

The hexadecimal code is equal to the equivalent hexadecimal number of the binary code used for the instruction. By using the hexadecimal equivalent we reduced the 16 bits of an instruction code to four digits with each hexadecimal digit being equivalent to four bits.

A) memory-reference instruction has an address part of 12 bits. The address part is denoted by three x's and stand for the three hexadecimal digits corresponding to the 12-bit address. The last bit of the instruction is designated by the symbol I.

- i. When I = 0, the last four bits of an instruction have a hexadecimal digit equivalent from O(000) to 6(110) since the last bit is O.
- ii. When I = I, the hexadecimal digit equivalent of the last four bits of the instruction ranges from 8 (1000) to E (1110) since the last bit is I.

B) Register-reference instructions use 16 bits to specify an operation. The leftmost four bits are always 0111, which is equivalent to hexadecimal 7. The other three hexadecimal digits give the binary equivalent of the remaining 12 bits.

C) The input-output instructions also use all 16 bits to specify an operation. The last four bits are always 1111, equivalent to hexadecimal F.

### Instruction Set Completeness

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable. The set of instructions are said to be **complete** if the computer includes a sufficient number of instructions in each of the following categories:

- 1. Arithmetic, logical, and shift instructions.
- 2. Instructions for moving information to and from memory and processor registers.
- 3. Program control instructions together with instructions that check status conditions.
- 4. Input and output instructions.

Instruction Cycle:

A program residing in the memory unit of the computer consists of a sequence of instructions. The program is executed in the computer by going through a cycle for each instruction. Each instruction cycle in turn is subdivided into a sequence of **subcycles or phases**. In the basic computer each instruction cycle consists of the following phases:

- 1. Fetch an instruction from memory.
- 2. Decode the instruction.
- 3. **Read** the effective address from memory if the instruction has an indirect address.
- 4. Execute the instruction.


Upon the completion of step 4, the control goes back to step 1 to fetch, decode, and execute the next instruction. This process continues indefinitely unless a HALT instruction is encountered.

### Fetch and Decode:

Initially, the program counter PC is loaded with the address of the first instruction in the program. The sequence counter SC is cleared to O, providing a decoded timing signal T<sub>0</sub>. After each clock pulse, SC is incremented by one, so that the timing signals go through a sequence T<sub>0</sub>,  $T_1$ ,  $T_2$ , and so on. The rnicrooperations for the fetch and decode phases can be specified by the following register transfer statements.

### T0: AR $\leftarrow$ PC (S<sub>0</sub>S<sub>1</sub>S<sub>2</sub>=010, T0=1) T1: IR $\leftarrow$ M [AR], PC $\leftarrow$ PC + 1 (S0S1S2=111, T1=1) T2: D0, ..., D7 $\leftarrow$ Decode IR(12-14), AR $\leftarrow$ IR(0-11), I $\leftarrow$ IR(15)

Since only AR is connected to the address inputs of memory, it is necessary to transfer the address from PC to AR during the clock transition associated with timing signal  $T_0$ . The instruction read from memory is then placed in the instruction register IR with the clock transition associated with timing signal  $T_1$ . At the same time, PC is



incremented by one to prepare it for the address of the next instruction in the program. At time  $T_2$ , the operation code in IR is decoded, the indirect bit is transferred to flip-flop I, and the address part of the instruction is transferred to AR. Note that SC is incremented after each clock pulse to produce the sequence  $T_0$ ,  $T_1$ , and  $T_2$ .

Figure (o): Register transfers for the fetch phase

The above Figure (o) shows how the first two register transfer statements

are implemented in the bus system. To provide the data path for the transfer of PC to AR we must apply timing signal To to achieve the following connection:

- 1. Place the content of PC onto the bus by making the bus selection inputs  $S_2 S_1$  Soequal to 010.
- 2. Transfer the content of the bus to AR by enabling

the LD input of AR. The next clock transition initiates the transfer from PC to AR since  $T_0 = 1$ .

In order to implement the second statement T1: IR[M[AR]], PC = PC + 1

It is necessary to use timing signal  $T_1$  to provide the following connections in the bus system.

- 1. Enable the read input of memory.
- 2. Place the content of memory onto the bus by making  $S_2 S_1 S_0 = 111$ .
- 3. Transfer the content of the bus to IR by enabling the LD input of IR.
- 4. Increment PC by enabling the INR input of PC.

### Determine the Type of Instruction

The timing signal that is active after the decoding is  $T_3$ . During time  $T_3$ the control unit determines the type of instruction that was just read

from memory.

Decoder output D7 is equal to 1 if the operation code is equal to binary 111.


- If D7 = 1, the instruction must be a register-reference or input-Output type.
- If D7 = 0, the operation code must be one of the other seven values 000 through 110, specifying a memory-reference instruction.

The three instruction types are subdivided into four separate paths. The selected operation is activated with the clock transition associated with timing signal T3. This can be symbolized as follows:

$D_7' IT_3$ :	$AR \leftarrow M[AR]$
$D_{7}' I' T_{3}$ :	Nothing
$D_7 I'T_3$ :	Execute a register-reference instruction
$D_7 IT_3$ :	Execute an input-output instruction

When a memory-reference instruction with I = O is encountered, it is not necessary to do anything since the effective address is already in AR. However, the sequence counter SC must be incremented when  $D_7T_3 = 1$ , so that the execution of the memory-reference instruction can be continued with timing variable T4. A register-reference or input-output instruction can be executed with the clock associated with timing signal T3. After the instruction is executed, SC is cleared to O and control returns to the fetch phase with  $T_0 = 1$ .

The flowchart of Figure (p) presents an initial configuration for the instruction cycle and shows how the control determines the instruction type after the decoding



<u>Figure (p)</u>: Flowchart for instruction cycle (initial configuration).

## Register-Reference Instructions:

Register-reference instructions are recognized by the control when  $D_7 =$ 

1 and I = 0. These instructions use bits 0 through 11 of the instruction code to specify one of 12 instructions. These 12 bits are available in IR(0 - 11). They were also transferred to AR during time T<sub>2</sub>.

➤ Each control function needs the Boolean relation D<sub>7</sub> I' T<sub>3</sub>, which we designate for convenience by the symbol r. The control function is distinguished by one of the bits in IR(0-11). By assigning the symbol Bito bit i of IR, all control functions can be simply denoted by rBi

- For example, the instruction CLA has the hexadecimal code 7800, which gives the binary equivalent 0111 1000 0000 0000.
  - i. The first bit is a zero and is equivalent to ".
  - ii. The next three bits constitute the operation code and are recognized from decoder output D7.
  - iii. Bit 11 in IR is 1 and is recognized from B11.

The control function that initiates the rnicrooperation for

this instruction is  $D_7 l' T_3 B_{11} = r B_{11}$ 

 $D_7 I'T_3 = r$  (common to all register-reference instructions)  $IR(i) = B_i$  [bit in IR(0-11) that specifies the operation]

	<i>r</i> :	$SC \leftarrow 0$	Clear SC
CLA	<i>rB</i> <sub>11</sub> :	$AC \leftarrow 0$	Clear AC
CLE	rB10:	$E \leftarrow 0$	Clear E
CMA	rB9:	$AC \leftarrow \overline{AC}$	Complement AC
CME	<b>rB</b> <sub>8</sub> :	$E \leftarrow \overline{E}$	Complement E
CIR	<b>rB</b> <sub>7</sub> :	$AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	Circulate right
CIL	rB <sub>6</sub> :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	Circulate left
INC	<b>rB</b> <sub>5</sub> :	$AC \leftarrow AC + 1$	Increment AC
SPA	$rB_4$ :	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$	Skip if positive
SNA	<b>rB</b> <sub>3</sub> :	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$	Skip if negative
SZA	$rB_2$ :	If $(AC = 0)$ then $PC \leftarrow PC + 1$	Skip if AC zero
SZE	$rB_1$ :	If $(E = 0)$ then $(PC \leftarrow PC + 1)$	Skip if E zero
HLT	<i>rB</i> <sub>0</sub> :	$S \leftarrow 0$ (S is a start-stop flip-flop)	Halt computer

Table (i): Execution of Register-Reference Instructions

# <u>Memory-Reference Instructions:</u>

- ✓ The below Table (k) lists the seven memory-reference instructions. The decoded output  $D_i$  for i = 0, 1, 2, 3, 4, 5, and 6 from the operation decoder that belongs to each instruction is included in the table.
- ✓ The effective address of the instruction is in the address register AR and was placed there during timing signal T2 when I = O, or during timing signal T3 when I = 1. The execution of the memory-reference instructions starts with timing signal T4.

Symbol	Operation decoder	Symbolic description
AND	Do	$AC \leftarrow AC \land M[AR]$
ADD	$D_1$	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	$D_2$	$AC \leftarrow M[AR]$
STA	$D_3$	$M[AR] \leftarrow AC$
BUN	D₄	PC←AR
BSA	$D_5$	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	$D_6$	$M[AR] \leftarrow M[AR] + 1,$
		If $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$

Table (k): Memory-Reference Instructions

## AND : AND to AC

This is an instruction that performs the AND logic operation on pairs of bits in AC and the memory word specified by the effective address. The result of the operation is transferred to AC. The rnicrooperations that execute this instruction are: D0T4: DR □ M[AR] D0T5: AC □ AC Λ DR, SC □ 0

## ADD : ADD to AC

This instruction adds the content of the memory word specified by the effective address to the value of AC. The sum is transferred into AC and the output carry C,., is transferred to the E (extended accumulator) flip-flop. The rnicrooperations needed to execute this instruction are:  $D_1T_4: DR \square M[AR]$  $D_1T_5: AC \square AC + DR, E \square Cout, SC \square O$ 

## LDA: Load to AC

This instruction transfers the memory word specified by the effective address to AC. Thernicrooperations needed to execute this instruction are:

 $D_2T_4$ : DR  $\square$  M[AR]  $D_2T_5$ : AC  $\square$  DR, SC  $\square$  O

## <u>STA:</u>Store AC

This instruction stores the content of AC into the memory word specified by the effective address. Since the output of AC is applied to the bus and the data input of memory is connected to the bus, we can execute this instruction with one microoperation:

 $D_3T_4$ :  $M[AR] \leftarrow AC, SC \leftarrow 0$ 

#### BUN: Branch Unconditionally

- This instruction transfers the program to the instruction specified by the effective address.
- The BUN instruction allows the programmer to specify an instruction out of sequenceand we say that the program branches (or jumps) unconditionally. The instruction is executed with one rnicrooperation:

## BSA: Branch and Save Return Address

This instruction is useful for branching to a portion of the program called a subroutine or procedure. When executed, the BSA instruction stores the address of the next instruction in sequence (which is available

## $M[AR] \leftarrow PC, PC \leftarrow AR + 1$


in PC) into a memory location specified by the effective address. The effective address plus one is then transferred to PC to serve as the address of the first instruction in the subroutine.

### <u>BSA:</u> Branch and Save Return AddressEX:

The BSA instruction is assumed to be in memory at address 20. The I bit is O and the address part of the instruction has the binary equivalent of 135. After the fetch and decode phases, PC contains 21, which is the address of the next instruction in the program (referred to as the return address). AR holds the effective address 135. This is shown in part (a) of the figure. The BSA instruction performs the following numerical operation:

 $M[135] \leftarrow 21, PC \leftarrow 135 + 1 = 136$ 

The result of this operation is shown in part (b) of the figure. The return address 21 is stored in memory location 135 and control continues with the subroutine program starting from address 136. The return to the original program (at address 21) is accomplished by means of an indirect BUN instruction placed at the end of the subroutine. When this instruction is executed, control goes to the indirect phase to read the effective address at location 135, where it finds the previously saved address 21. When the BUN instruction is executed, the effective address 21 is transferred to PC. The next instruction cycle finds PC with the value 21, so control continues to execute the instruction at the return address.



(a) Memory, PC, and AR at time  $T_4$ 

(b) Memory and PC after execution

It is not possible to perform the operation of the BSA instruction in one clock cycle when we use the bus system of the basic computer. To use the memory and the bus properly, the BSA instruction must be executed With a sequence of two microoperations:

## 

Timing signal T4 initiates a memory write operation, places the content of PC onto the bus, and enables the INR input of AR. The memory write operation is completed and AR is incremented by the time the next clock transition occurs. The bus is used at T5 to transfer the content of AR to PC.

## ISZ: Increment and Skip if Zero

This instruction increments the word specified by the effective address, and if the incremented value is equal to 0, PC is incremented by 1. The programmer usually stores a negative number (in 2's complement) in the memory word. As this negative number is repeatedly incremented by one, it eventually reaches the value of zero. At that time PC is incremented by one in order to skip the next instruction in the program.

# 

A flowchart showing all microoperations for the execution of the seven memory- reference instructions is shown in Figure (q). The control functions are indicated on top of each box. The microoperations that are performed during time T4, T5, or T6, depend on the operation code value. The sequence counter SC is cleared to 0 with the last timing signal in each case. This causes a transfer of control to timing signal T0 to start the next instruction cycle.




Figure (q): Flowchart for Memory-reference instructions


# Input-Output and Interrupt.

computer can serve no useful purpose unless it communicates with the external

environment. Instructions and data stored in memory must come from some input device. Computational results must be transmitted to the user through some output device. Commercial computers include many types of input and output devices.

#### Input-Output Configuration

The terminal sends and receives serial information. Each quantity of information has eight bits of an alphanumeric code. The serial information from the keyboard is shifted into the input register INPR.



The serial information for the printer is stored in the output register OUTR. These two registers communicate with a communication interface serially and with the AC in parallel.

Figure (r): Input-Output configuration

The process of information transfer is as follows: Initially, the input flag FGI is cleared to O. When a key is struck in the keyboard, an 8-bit alphanumeric code is shifted into INPR and the input flag FGI is set to 1. As long as the flag is set, the information in INPR cannot be changed by striking another key. The computer checks the flag bit; if it is 1, the information from INPR is transferred in parallel into AC and FGI is cleared to O. Once the flag is cleared, new information can be shifted into INPR by striking another key.

Initially, the output flag FGO is set to 1. The computer checks the flag bit; if it is 1, the information from AC is transferred in parallel to OUTR and FGO is cleared to 0. The output device accepts the coded information, prints the corresponding character, and when the operation is completed, it sets FGO to 1. The computer does not load a new character into OUTR when FGO is 0 because this condition indicates that the output device is in the process of printing the character.

### Input-Output Instructions

Input and output instructions are needed for transferring information to and from AC register, for checking the flag bits, and for controlling the interrupt facility.

Input-output instructions have an operation code 1111 and are recognized by the control when D7 = 1 and I = 1. The remaining bits of the instruction specify the particular operation. The control functions and microoperations for the input-output instructions are listed in Table (L).

$D_7 I T_3 = p$ (e	common to all input-output instructions)	
$IR(i) = B_i$	bit in $IR(6-11)$ that specifies the instruction	n]

	<b>p</b> :	<i>SC</i> ←0	Clear SC
INP	pB <sub>11</sub> :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input character
OUT	<i>pB</i> <sub>10</sub> :	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	Output character
SKI	pB9:	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$	Skip on input flag
SKO	pB <sub>8</sub> :	If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$	Skip on output flag
ION	<i>pB</i> <sub>7</sub> :	$IEN \leftarrow 1$	Interrupt enable on
IOF	$pB_6$ :	<i>IEN</i> ← 0	Interrupt enable off

Table (U): Input-Output instructions

#### <u>Program Interrupt</u>

The process of communication discussed so far is referred to as **programmed control transfer.** The computer keeps checking the flag bit, and when it finds it set, it initiates an information transfer. The difference of information flow rate between the computer and the input-output device makes this type of transfer **inefficient**.

- To see why this is inefficient, consider a computer that can go through an instruction cycle in 1 $\mu$ s. Assume that the input-output device can transfer information at a maximum rate of 10 characters per second. This is equivalent to one character every 100,000  $\mu$ s. Two instructions are executed when the computer checks the flag bit and decides not to transfer the information. This means that at the maximum rate, the computer will check the flag 50,000 times between each transfer. The computer is wasting time while checking the flag instead of doing some other useful processing task.
- An alternative to the programmed controlled procedure is to let the external device inform the computer when it is ready for the transfer. In the meantime the computer can be busy with other tasks. This type of transfer uses the interrupt facility.
- While the computer is running a program, it does not check the flags. However, when a flag is set, the computer is momentarily interrupted from proceeding with the current program and is

informed of the fact that a flag has been set. The computer deviates momentarily from what it is doing to take care of the input or output transfer. It then returns to the current program to continue what it was doing before the interrupt.

The interrupt enable flip-flop LEN can be set and cleared with two instructions (IOF and ION instructions).




Figure (s): Flowchart for interrupt cycle

The way that the interrupt is handled by the computer can be explained by means of the flowchart of Figure (s).

- □ An interrupt flip-flop R is included in the computer. When R = 0, the computer goes through an instruction cycle.
- □ During the execute phase of the instruction cycle LEN is checked by the control. If it is 0, it indicates that the programmer does not want to use the interrupt, so control continues with the next instruction cycle.
- □ If LEN is 1, control checks the flag bits. If both flags are 0, it indicates that neither the input nor the output registers are ready for transfer of information. In this case, control continues with the next instruction cycle. If either flag is set to 1 while LEN = 1, flip-

flop R is set to 1.

□ At the end of the execute phase, control checks the value of R, and if it is equal to 1, it goes to an interrupt cycle instead of an instruction cycle.

The interrupt cycle is a hardware implementation of a branch and save return address(BSA)

operati on.EX:




Figure (A: Demonstration of Interrupt Cycle

An example that shows what happens during the interrupt cycle is shown in Figure (t). Suppose that an interrupt occurs and R is set to 1 while the control is executing the instruction at address 255. At this time, the return address 256 is in PC. The programmer has previously placed an input-output service program in memory starting from address 1120 and a BUN 1120 instruction at address 1. This is shown in Figure (a).

When control reaches timing signal TO and finds that R = 1, it proceeds with the interrupt cycle. The content of PC (256) is stored in memory location O, PC is set to 1, and R is cleared to O. At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1 since this is the content of PC. The branch instruction at address 1 causes the program to transfer to the inputoutput service program at address 1120. This program checks the flags, determines which flag is set, and then transfers the required input or output information. Once this is done, the program returns to the location where it was interrupted. This is shown in Figure (b).

#### Interrupt Cycle

The interrupt cycle is initiated after the last execute phase if the interrupt flip-flop R is equal to 1. This flip-flop is set to 1 if LEN = 1 and either FGI or FGO are equal to 1. This can happen with any clock transition except when timing signals TO, T1 or T2 are active. The condition for setting flip- flop R to 1 can be expressed with the following register transfer statement:

## $T'_0T'_1T'_2(IEN)(FGI + FGO): R \leftarrow 1$

During the first timing signal AR is cleared to 0, and the content of PC is transferred to the temporary register TR. With the second timing signal, the return address is stored in memory at location 0 and PC is cleared to 0. The third timing signal increments PC to 1, clears LEN and R, and control goes back to TO by clearing SC to 0. The beginning of the next instruction cycle has the condition R' TO and the content of PC is equal to 1. The control then goes through an instruction cycle that fetches and executes the BUN instruction in location 1.


# Complete Computer Description:

The final flowchart of the instruction cycle, including the interrupt cycle for the basic computer, is

shown in the below figure (u). The interrupt flip-flop R may be set at any time during the indirect or execute phases. Control returns to timing signal  $T_0$  after SC is cleared to O.

- > If R = 1, the computer goes through an interrupt cycle.
- > If R = O, the computer goes through an instruction cycle.

If the instruction is one of the memory-reference instructions, the computer first checks if there is an indirect address and then continues to execute the decoded instruction. If the instruction is one of the



register-reference instructions, it will be executed. If it is an inputoutput instruction, it will be executed.

Figure (w): Flowchart for computer operation

Fetch		$AR \leftarrow PC$
		$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	R'T2:	$D_0, \ldots, D_7 \leftarrow \text{Decode } IR(12-14),$
		$AR \leftarrow IR(0-11), I \leftarrow IR(15)$
Indirect	DIT;	$AR \leftarrow M[AR]$
Interrupt		
$T_0T_1T_2(IEN)(I$	FGI + FGO):	<i>R</i> ← 1
	RT <sub>0</sub> :	
		$M[AR] \leftarrow TR, PC \leftarrow 0$
	RT 2:	$PC \leftarrow PC + 1$ , $IEN \leftarrow 0$ , $R \leftarrow 0$ , $SC \leftarrow 0$
Memory-reference		
AND		$DR \leftarrow M[AR]$
		$AC \leftarrow AC \land DR, SC \leftarrow 0$
ADD		$DR \leftarrow M[AR]$
		$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA		$DR \leftarrow M[AR]$
		$AC \leftarrow DR, SC \leftarrow 0$
STA	$D_3T_4$ :	
BUN		$PC \leftarrow AR, SC \leftarrow 0$
BSA	D <sub>5</sub> T <sub>4</sub>	
		$PC \leftarrow AR, SC \leftarrow 0$
ISZ		$DR \leftarrow M[AR]$
	Construction and the	$DR \leftarrow DR + 1$
	D6T6:	$M[AR] \leftarrow DR$ , if $(DR = 0)$ then $(PC \leftarrow PC + 1)$ , $SC \leftarrow 0$
Register-reference		
		= r (common to all register-reference instructions)
		$= B_i (i = 0, 1, 2,, 11)$
~	r:	
CLA	<i>rB</i> <sub>11</sub> :	
CLE		$E \leftarrow 0$
CMA		$AC \leftarrow \overline{AC}$
CME		$E \leftarrow \overline{E}$
CIR	rB <sub>7</sub> :	
CIL	rB6:	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rBs:	
SPA	rB÷	
SNA	rB;	
SZA	rB <sub>2</sub> :	
SZE	<i>rB</i> <sub>1</sub> :	
HLT	$rB_0$ :	<i>S</i> ← 0
Input-output:	DIT	= $p$ (common to all input-output instructions)
		$B_i (i = 6, 7, 8, 9, 10, 11)$ SC $\leftarrow 0$
INP	p:	
OUT	<i>pB</i> <sub>11</sub> :	
	<i>pB</i> <sub>10</sub> :	
SKI	<i>pB</i> <sub>9</sub> :	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$ If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$
SKO	pB <sub>8</sub> :	$IF(FOO = 1) \text{ then } (FC \leftarrow FC + 1)$ $IEN \leftarrow 1$
	<i>pB</i> <sub>7</sub> :	
IOF	<i>pB</i> <sub>6</sub> :	<i>IEN</i> ←0

<u>Table (m):</u> Control functions and microoperations for the Basic computer Instead of using a flowchart, we can describe the operation of the computer with a list of register transfer statements. This is done by accumulating all the control functions and microoperations in one table, as shown in the below Table (m).

The register transfer statements in this table describe in a concise form the internal organization of the basic computer. They also give all the information necessary for the design of the logic circuits of the computer.

A register transfer language is useful not only for describing the internal organization of a digital system but also for specifying the logic circuits needed for its design.


### Syllabus:

Central Processing Unit: General Register Organization, STACK Organization. Instruction Formats, Addressing Modes, Data Transfer and Manipulation, Program Control, Reduced Instruction Set Computer.

Microprogrammed Control: Control Memory, Address Sequencing, Micro Program example, Design of Control Unit.

## Introduction:

The part of the computer that performs the bulk of data-processing operations is called the central processing unit and is referred to as the CPU. The CPU is made up of three major parts, as shown in Figure (1). The register set stores intermediate data used during the execution of the instructions. The arithmetic logic unit (ALU) performs the required microoperations for executing the instructions. The control unit supervises the transfer of



information among the registers and instructs the ALU as to which operation to perform. <u>Figure (1):</u> Major components of CPU

One boundary where the computer designer and the computer programmer see the same machineis the part of the CPU associated with the instruction set.

- From the designer's point of view, the computer instruction set provides the specifications for the design of the CPU. The design of a CPU is a task that in large part involves choosing the hardware for implementing the machine instructions.
- The user who programs the computer in machine or assembly language must be aware of the register set, the memory structure, the type of data supported by the instructions, and the function that each instruction performs.

The following sections describe the organization and architecture of the CPU with an emphasis on the user's view of the computer, how the registers communicate with the ALU through buses, explain the operation of the memory stack, the type of instruction formats available, the addressing modes used to retrieve data from memory, and also the concept of reduced instruction set computer (RISC).


# General Register Organization:


> We know that the memory locations are needed for storing pointers, counters, return addresses, temporary results, and partial products during multiplication. Having to

refer to memory locations for such applications is time consuming because memory access is the most time-consuming operation in a computer.

- It is more convenient and more efficient to store these intermediate values in processor registers. When a large number of registers are included in the CPU, it is most efficient to connect them through a common bus system.
- The registers communicate with each other not only for direct data transfers, but also while performing various microoperations. Hence it is necessary to provide a common unit that can perform all the arithmetic, logic, and shift microoperations in the processor.

A bus organization for seven CPU registers is shown in the below figure.





The output of each register is connected to two multiplexers (MUX) to form the two buses A and B. The selection lines in each multiplexer select one register or the input data for the particular bus. The A and B buses form the inputs to a common arithmetic logic unit (ALU). The operation selected in the ALU determines the arithmetic or logic microoperation that is to be performed. The result of the microoperation is available for output data and also goes into the inputs of all the registers. The register that receives the information from the output bus is selected by a decoder. The decoder activates one of the register load inputs, thus providing a transfer path between the data in the output bus and the inputs of the selected destination register.

The control unit that operates the CPU bus system directs the information flow through the registers and ALU by selecting the various components in the system. For example, to perform theoperation the control must provide binary selection variables to the following selector inputs: 1. MUX A selector (SELA): to place the content of R2 into bus A. 2. MUX B selector (SELB): to place the content of R3 into bus B.

3. ALU operation selector (OPR): to provide the arithmetic addition A + B.

4. Decoder destination selector (SELD): to transfer the content of the output bus into R1.

#### Control word

There are 14 binary selection inputs in the unit, and their combined value specifies a control word. The 14-bit control word is defined in Figure (3). It consists of four fields. Three fields contain three bits each, and one field has five bits. The three bits of SELA select a source register for the A input of the ALU. The three bits of SELB select a register for the B input of the ALU. The three bits of SELB select a main is seven load outputs. The five bits of OPR select one of the operations in the ALU. The 14-bit control word when applied to the selection inputs specify a particular microoperation.




Figure (3): Control word

The encoding of the register selections is specified in the Table (a). The 3-bit binary code listed in the first column of the table specifies the binary code for each of the three fields. The register selected by fields SELA, SELB, and SELD is the one whose decimal number is equivalent to the binary number in the code.

When SELA or SELB is 000, the corresponding multiplexer selects the external input data. When SELD = 000, no destination register is selected but the contents of the output bus

Binary Code	SELA	SELB	SELD
000	Input	Input	None
001	R1	<b>R1</b>	R1
010	R2	R2	R2
011	R3	R3	R3
100	R4	R4	R4
101	R5	R5	R5
110	<b>R6</b>	<b>R6</b>	<b>R6</b>
111	R7	R7	R7

are available in the external output.

Table (1): Encoding of Register Selection Fields

The ALU provides arithmetic and logic operations. The encoding of the ALU Operations are specified in the Table (b). The OPR field has five bits and each operation is designated with a symbolic name.

OPR Select	Operation	Symbol
00000	Transfer A	TSFA
00001	Increment A	INCA
00010	Add $A + B$	ADD
00101	Subtract A – B	SUB
00110	Decrement A	DECA
01000	AND A and B	AND
01010	OR A and B	OR
01100	XOR A and B	XOR
01110	Complement A	COMA
10000	Shift right A	SHRA
11000	Shift left A	SHLA

Table (2): Encoding of ALU operations

Examples of Microoperations:

A control word of 14 bits is needed to specify a microoperation in the CPU. The control word for a given microoperation can be derived from the selection variables. For example, the subtract microoperation given by the statement

R1 🛛 R2-R3

specifies R2 for the A input of the ALU. R3 for the B input of the ALU. R1 for the destination register, and an ALU operation to subtract A - B. Thus the control word is specified by the four fields and the corresponding binary value for each field is obtained from the encoding listed in Tables (1) and (2). The binary control word for the subtract rnicrooperation is 010 011 001 00101 and is obtained as follows:

Field:	SELA	SELB	SELD	OPR
Symbol:	R2	R3	R1	SUB
Control word:	010	011	001	00101

The control word for this microoperation and a few others are listed in the below

table.

Symbolic Designation					
Microoperation	SELA	SELB	SELD	OPR	Control Word
$R1 \leftarrow R2 - R3$	R2	R3	R1	SUB	010 011 001 00101
$R4 \leftarrow R4 \lor R5$	R4	R5	R4	OR	100 101 100 01010
$R6 \leftarrow R6 + 1$	R6		R6	INCA	110 000 110 00001
R7 ← R1	R1		R7	TSFA	001 000 111 00000
Output ← R2	R2	_	None	TSFA	010 000 000 00000
Output ← Input	Input	_	None	TSFA	000 000 000 00000
R4 ← sh1 R4	R4	_	R4	SHLA	100 000 100 11000
R5←0	R5	R5	R5	XOR	101 101 101 01100

Table (3): Encoding of ALU operations

## STACK Organization:

A useful feature that is included in the CPU of most computers is a stack or last-in, first-out (LIFO) list. A stack is a storage device that stores information in such a manner that the item stored last is the first item retrieved.

The operation of a stack can be compared to a stack of trays. The last tray placed on top of the stack is the first to be taken off.

The register that holds the address for the stack is called a stack pointer (SP) because its value always points at the top item in the stack.

The two operations of a stack are the insertion and deletion of items.

- 1. Push or push-down (insertion operation)
  - 2. Pop or pop-up (deletion operation)




Figure (4): the organization of a 64-word register stack.

Regíster Stack

A stack can be placed in a portion of a large memory or it can be organized as a collection of a finite number of memory words or registers. Figure (3) shows the organization of a 64-word register stack. The stack pointer register SP contains a binary number whose value is equal to the address of the word that is currently on top of the stack.

In a 64-word stack, the stack pointer contains 6 bits because  $2^6 = 64$ . Since SP has only six bits, it cannot exceed a number greater than 63 (111111 in binary). When 63 is incremented by 1, the result is 0 since 111111 + 1 = 1000000 in binary, but SP can accommodate only the six least significant bits.

Similarly, when 000000 is decremented by 1, the result is 111111. The one-bit register FULL is set to 1 when the stack is full, and the one-bit register EMPTY is set to 1 when the stack is empty of items. DR is the data register that holds the binary data to be written into or read out of the stack.

Push:

Initially, SP is cleared to 0, EMPTY is set to 1, and FULL is cleared to 0, so that SP points to the word at address 0 and the stack is marked empty and not full. If the stack is not full (if FULL

= 0), a new item is inserted with a push operation. The push operation is implemented with the following sequence of microoperations;

SP 🗌 SP + 1	Increment stack pointer
M [SP] 🗌 DR	Write item on top of the stack
If $(SP = 0)$ then $(FULL \Box 1)$	Check if stack is full
EMPTY 0	Mark the stack not empty

Pop:

A new item is deleted from the stack if the stack is not empty (if EMPTY = 0). The pop operation consists of the following sequence of microoperations:

```
DR [SP] Read item from the top of stack
```

SP SP-1	>ecrement stack pointer
If $(SP = 0)$ then $(EMTY \Box 1)$	Check if stack is
emptyFULL 🗆 O	Mark the stack not full

Memory Stack

A stack can exist as a stand-alone unit as in Figure (3) or can be implemented in a randomaccess memory attached to a CPU. The implementation of a stack in the CPU is done by assigning a portion of memory to a stack operation and using a processor register as a stack pointer. Figure (4) shows a portion of computer memory partitioned into three segments: program, data, and stack.




Figure (5): Computer memory with program, data and stack segments

Reverse Polísh Notatíon

A stack organization is very effective for evaluating arithmetic expressions. The common mathematical method of writing arithmetic expressions imposes difficulties when evaluated by a computer.

A\*B+C\*D [infix notation

The Polish mathematician Lukasiewicz showed that arithmetic expressions can be represented in

prefix notation. This representation, often referred to as Polish notation, places the operator

before the operands. The postfix notation, referred to as reverse Polish notation (RPN), places the operator after the operands. The following examples demonstrate the three representations:

•	3 1 1
A+B	Infix notation
+ AB	Prefix or Polish notation
AB +	Postfix or reverse Polish notation

The reverse Polish notation is in a form suitable for stack manipulation. The expression

A\*B+C\*D

is written in reverse Polish notation as

AB \* CD \* +

#### Conversion to Reverse Polish Notation

The conversion from infix notation to reverse Polish notation must take into consideration the operational hierarchy adopted for infix notation.

This hierarchy dictates that we first perform all arithmetic inside inner parentheses, then inside outer parentheses, and do multiplication and division operations before addition and subtraction operations.

Let I be an algebraic expression written in infix notation. I may contain parentheses, operands, and operators. For simplicity of the algorithm we will use only +, -, \*, /, % operators. The precedence of these operators can be given as follows:

Hígher príoríty \*, /, % Lower príoríty +, -

No doubt, the order of evaluation of these operators can be changed by making use of parentheses. For example, if we have an expression A + B \* C, then first B \* C will be done and the result will be added to A. But the same expression if written as, (A + B) \* C, will evaluate A + B first and then the result will be multiplied with C. Consider the expression

(A + B) \* (C \* (D + E) + F)

The converted expression is

AB + CDE + \* F + \*

Step 1: Add ")" to the end of the infix expression

Step 2: Push "(" on to the stack

Step 3: Repeat until each character in the infix notation is

scannedIF a "(" is encountered, push it onto the stack

IF an operand (whether a dígít or a character) is encountered, add it tothe postfix expression.

- IF a ")" is encountered, then
  - **a.** Repeatedly pop from stack and add it to the postfix expression until a "(" is encountered.
  - **b.** Discard the "(". That is, remove the (from stack and do not add it to the postfix expression

IF an operator 'O' is encountered, then

- a. Repeatedly pop from stack and add each operator (popped from the stack) to the postfix expression which has the same precedence or a higher precedence than 'O'
- **b.** Push the operator 'O' to the stack

Step 4: Repeatedly pop from the stack and add it to the postfix expression until thestack is empty

<u>Example 1:</u>  $A^*B+C^*D$ , first add ")" to the given expression i.e.,  $A^*B+C^*D$ ) and also push "(" onto the stack.

InfixCharacter Scanned	Stack	Postfix Expression
	(	
A	(	A
*	(*	A
В	(*	AB
+	( +	AB*
С	( +	AB*C
*	( +*	AB*C
Þ	( +*	AB*CD
)	( +*	AB*CD*+

Example 2: (A + B) \* (C \* (D + E) + F)

 $\Box$  First add ")" to the given expression i.e., (A + B) \* (C \* (D + E) + F)) and alsopush "(" onto the stack.

Infix Character Scanned	Stack	Postfix Expression
	(	
(	((	
A	((	A
+	(( +	A
В	(( +	АВ
)	(	AB+
*	(*	AB+
(	(*(	AB+
С	(*(	AB+C
*	(* (*	AB+C
(	(* (* (	AB+C
D	(* (* (	AB+CD

+	(*(*(+	AB+CD
E	(*(*(+	AB+CDE

)	(* (*	AB+CDE+
+	(*(+	AB+CDE+*
F	(*(+	AB+CDE+*F
)	(*	AB+CDE+*F+
)		AB+CDE+*F+ *


#### Evaluation of Arithmetic Expressions


- (1) Push the operands into the stack until an operator is reached
- (2) Pop the top two operands from the stack, compute the result and also push the result backinto the stack.
- (3) Continue this process until there are no more operators in the RPN and the final result is in the stack.

The following numerical example may clarify this procedure. Consider the arithmetic expression (3\*4) + (5\*6)

In reverse Polísh notatíon, ít ís expressed as

34 \* 56 \* +





# Instruction Formats:

A computer will usually have a variety of instruction code formats. It is the function of the control unit within the CPU to interpret each instruction code and provide the necessary control functions needed to process the instruction.

The bits of the instruction are divided into groups called fields. The most common fields found in instruction formats are:

- 1. An operation code field that specifies the operation to be performed.
- 2. An address field that designates a memory address or a processor register.
- 3. A mode field that specifies the way the operand or the effective address is determined.

Other special fields are sometimes employed under certain circumstances, as for example a field that gives the number of shifts in a shift-type instruction.

> The operation code field of an instruction is a group of bits that define various

processoroperations, such as add, subtract, complement, and shift.

> The bits that define the mode field of an instruction code specify a variety of alternatives for choosing the operands from the given address.

In this section we are concerned with the address field of an instruction format and consider the effect of including multiple address fields in an instruction.

Operations specified by computer instructions are executed on some data stored in memory or processor registers. Operands residing in memory are specified by their memory address. Operands residing in processor registers are specified with a register address. A register address is a binary number of k bits that defines one of  $2^{k}$  registers in the CPU.

Computers may have instructions of several different lengths containing varying number of addresses. The number of address fields in the instruction format of a computer depends on the internal organization of its registers. Most computers fall into one of three types of CPU organizations:

#### 1. Single accumulator organization.

2. General register organization.

3. Stack organization.

1. An accumulator-type organization:

All operations are performed with an implied accumulator register. The instruction format in this type of computer uses one address field. For example, the instruction that specifies an arithmetic addition is defined by an assembly language instruction as:

#### ADD X

where X is the address of the operand. The ADD instruction in this case results in the operation AC  $\Box$  AC + M[X]. AC is the accumulator register and M [X] symbolizes the memory word located at address X.

2. A general register type of organization:

The instruction format in this type of computer needs three register address fields. Thus the instruction for an arithmetic addition may be written in an assembly language as

#### ADD R1, R2, R3

to denote the operation  $R1 \square R2 + R3$ . The number of address fields in the instruction can be reduced from three to two if the destination register is the same as one of the source registers. Thus the instruction

# ADD R1, R2

would denote the operation  $R1 \square R1 + R2$ . Only register addresses for R1 and R2 need be specified in this instruction.

General register-type computers employ two or three address fields in their instruction format. Each address field may specify a processor register or a memory word. An instruction symbolized by

# ADD R1, X

would specify the operation  $RI \square RI + M[X]$ . It has two address fields, one for register RI and the other for the memory address X.

# 3. A stack organization:

Computers with stack organization would have PUSH and POP instructions which require an address field. Thus the instruction

#### PUSH X

will push the word at address X to the top of the stack. The stack pointer is updated

automatically. Operation-type instructions do not need an address field in stack-organized computers. This is because the operation is performed on the two items that are on top of the stack. The instruction

ADD

in a stack computer consists of an operation code only with no address field. This operation has the effect of popping the two top numbers from the stack, adding the numbers, and pushing the sum into the stack. There is no need to specify operands with an address field since all operands are implied to be in the stack.

□ To illustrate the influence of the number of addresses on computer programs, we will evaluate the arithmetic statement

$$\mathbf{x} = (\mathbf{A} + \mathbf{B}) \cdot (\mathbf{C} + \mathbf{D})$$

using zero, one, two, or three address instructions. We will use the symbols ADD, SUB, MUL, and DIV for the four arithmetic operations; MOV for the transfer-type operation; and LOAD and STORE for transfers to and from memory and AC register. We will assume that the operands are in memory addresses A, B, C, and D, and the result must be stored in memory at address X.

Three-Address Instructions:

I hree-Address Instr	uctions:		
	ADD ADD MUL	R2, C, D R2	$\begin{array}{l} \leftarrow M[A] + M[B] \\ \leftarrow M[C] + M[D] \\ \hline X] \leftarrow R1 * R2 \end{array}$
Two-Address Instru		.,,	
	MOV ADD MOV ADD MUL MOV	R1, B R1← R2, C R2← R2, D R2← R1, R2 R1←	M[A] R1 + M[B] M[C] R2 + M[D] R1 * R2 ← R1
One-Address Instru	ctions:		
	LOAD ADD STORE LOAD ADD MUL STORE	T M[T] C AC← D AC← T AC←	$M[A]$ $-AC + M[B]$ $\leftarrow AC$ $M[C]$ $-AC + M[D]$ $-AC * M[T]$ $\leftarrow AC$
Zero-Address Instru	uctions:		
RISC Instructions:	PUSH PUSH ADD PUSH PUSH ADD MUL POP	A $TOS \leftarrow A$ B $TOS \leftarrow B$ $TOS \leftarrow (A$ C $TOS \leftarrow C$ D $TOS \leftarrow D$ $TOS \leftarrow (C)$ X $M[X] \leftarrow T$	(A + B) + D) * (A + B)
	LOAD LOAD LOAD LOAD ADD ADD MUL STORE	R1, A R2, B R3, C R4, D R1, R1, R2 R3, R3, R2 R1, R1, R3 X, R1	$R1 \leftarrow M[A]$ $R2 \leftarrow M[B]$ $R3 \leftarrow M[C]$ $R4 \leftarrow M[D]$ $R1 \leftarrow R1 + R2$ $R3 \leftarrow R3 + R4$ $R1 \leftarrow R1 * R3$ $M[X] \leftarrow R1$

# <u>Addressing Modes:</u>

The operation field of an instruction specifies the operation to be performed. This operation must be executed on some data stored in computer registers or memory words. The way the operands are chosen during program execution is dependent on the addressing mode of the instruction. The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually referenced.

In simple terms, Addressing mode is the way in which the location of an operand can be specified in an instruction. It generates an effective address (the actual address of the operand).

Instruction format with mode field

Opcode Mode Address	Opcode	Mode	Address
---------------------	--------	------	---------

Types of Addressing Modes:

- 1. implied Mode
- 2. Immediate Mode
- 3. Register Mode
- 4. Register Indirect Mode:
- 5. Autoincrement or Autodecrement Mode
- 6. Direct Address Mode
- 7. Indírect Address Mode
- 8. Relative Address Mode
- 9. Indexed Addressing Mode
- 10. Base Register Addressing Mode

There are two modes that need <u>no address field at all</u>. These are the implied andimmediate modes.

**1.** <u>Implied Mode</u>: In this mode the operands are specified implicitly in the definition of the instruction.

For example, the instruction "complement accumulator (CMA)" is an implied-mode instruction because the operand in the accumulator register is implied in the definition of the instruction. In fact, all register reference instructions that use an accumulator are implied-mode instructions. Zero-address instructions in a stack-organized computer are implied-mode instructions since the operands are implied to be on top of the stack.

2. Immediate Mode: In this mode the operand is specified in the instruction itself. In other words, an immediate-mode instruction has an operand field rather than an address field. The operand field contains the actual operand to be used in conjunction with the


Instruction
Operand

operation specified in the instruction.


EX: LDAC #34H LDAC loads data from memory to accumulator. Therefore, AC=00110100.

When the address field specifies a processor register, the instruction is saidto be in the register mode.

**3.** <u>Register Mode:</u> In this mode the operands are in registers that reside within the CPU. Theparticular register is selected from a register field in the instruction.



**4.** <u>Register Indirect Mode</u>: In this mode the instruction specifies a register in the CPU whose contents give the address of the operand in memory. In other words, the selected register contains the address of the operand rather than the operand itself.



EX: LDAC (R1)

If R1cotains the address of an operand in the memory, for example: address of anoperand is 2000 which contains a value 350. Result: 350 is stored in the AC.

5. <u>Autoincrement Mode</u>: This is similar to the register indirect mode except that the register is incremented or decremented after (or before) its value is used to access memory. The effective address of the operand is the contents of a register specified in the instruction. After accessing the operand, the contents of the register are automatically incremented


Eq: LDAC (R)  
instruction reads address from register R  

$$GR: 5$$
 instruction reads data from memory location  
 $GS: 10 \rightarrow$  store in AC  
 $AC = 10$ 

 $\mathbf{R}:\mathbf{5+1}=\mathbf{6}$  . to the next value.

#### 6. <u>Autodecrement Mode</u>

The effective address of the operand is the contents of a register specified in the instruction. Before accessing the operand, the contents of this register are automatically decremented and then the value is accessed.




. AC= 10

9. ....

Sometimes the value given in the address field is the address of the operand, but sometimesit is just an address from which the address of the operand is calculated.

**<u>7.</u>** <u>Direct Address Mode:</u> In this mode the effective address is equal to the address part of the instruction. The operand resides in memory and its address is given directly by the address field of the instruction. In a branch-type instruction the address field specifies




the actual branch address.

EX: LDAC 5000

This instruction reads the operand from the Memory location 5000. if the memory location5000 contains a value 250, then it will be stored in AC.

**<u>8.</u>** <u>Indirect Address Mode:</u> In this mode the address field of the instruction gives the address where the effective address is stored in memory. Control fetches the instruction from memory and uses its address part to access memory again to read the effective



address.


EX: ADD (A), R1

- $\Box$  If A is address of EA. For example: address of A is 1000 which contains 3000, 3000 is anaddress of an operand (EA).
- □ This instruction reads an operand from the location address 3000 and adds its contents toR1.

A few addressing modes require that the address field of the instruction be added to the content of a specific register in the CPU. The effective address in these modes is obtained from the following computation:


 $\Box$  effective address = address part of instruction + content of CPU register

The CPU register used in the computation may be the program counter, an index register, or a base register. In either case we have a different addressing mode which is used for a different application.



#### 9. <u>Relative Address Mode:</u>

In this mode the content of the program counter is added to the address part of theinstruction in order to obtain the effective address.




EX:

PC = address of next instruction, i.e., 1. The address given in the instruction is 5Then EA = 5 + 1 = 6 which contains a value 12. Finally AC contains 12.

# 10. Indexed Addressing Mode:

In this mode the content of an index register is added to the address part of the instruction to obtain the effective address.



EX: LDAC A(XR)

Assume XR=100, A=500

This instruction reads the operand from the effective address

(600) í.e., EA= XR contents (index register) + 500

= 100 + 500=600

If memory location at 600 contains a value 55 (assume), This 55 will be stored in AC.

#### 11. Base Register Addressing Mode:

```
In this mode the content of a base register is added to the address part of the instruction toobtain the effective address.
```

EX: LDAC A(R)

Assume R=1000,

A=50

This instruction reads the operand from the effective address (1050) i.e.,


EA= R contents (Base register) + 50

= 1000 + 50=1050

If memory location at 1050 contains a value 255 (assume), this 255 will be stored in AC.

А

#### Numerical Example:



ddress	Memory	
200	Load to AC Mo	
201	Address = 500	
202	Next instruction	
399	450	
400	700	
500	800	
500	800	
600	900	
	900	
702	325	
800	300	

Addressing Mode	Effective Address	Content of AC
Direct address	500	800
Immediate operand	201	500
Indirect address	800	300
Relative address	702	325
Indexed address	600	900
Register	_	400
Register indirect	400	700
Autoincrement	400	700
Autodecrement	399	450

Table (4): Tabular list of some addressing modes of numerical example.

# Data Transfer and Manipulation:

Computers provide an extensive set of instructions to give the user the flexibility to carry out various computational tasks. The instruction set of different computers differ from each other mostly in the way the operands are determined from the address and mode fields.

Most computer instructions can be classified into three categories:

- 1. Data transfer instructions
- 2. Data manipulation instructions
- 3. Program control instructions

<u>Data transfer instructions</u> cause transfer of data from one location to another without changing the binary information content.

<u>Data manipulation instructions</u> are those that perform arithmetic, logic, and shift operations. <u>Program control instructions</u> provide decision-making capabilities and change the path taken by the program when executed in the computer.

The instruction set of a particular computer determines the register transfer operations and control decisions that are available to the user.

# 1. Data transfer instructions

Data transfer instructions move data from one place in the computer to another without changing the data content. The most common transfers are between memory and processor registers, between processor registers and input or output, and between the processor registers themselves. Table (5) gives a list of eight data transfer instructions used in many computers.

Name	Mnemonic
Load	LD
Store	ST
Move	MOV
Exchange	XCH
Input	IN
Output	OUT
Push	PUSH
Pop	POP

Table (5): Data Transfer Instructions

- The <u>load</u> instruction has been used mostly to designate a transfer from memory to a processor register, usually an accumulator.
- \* The <u>store</u> instruction designates a transfer from a processor register into memory.
- The <u>move</u> instruction has been used in computers with multiple CPU registers to designate a transfer from one register to another. It has also been used for data transfers between CPU registers and memory or between two memory words.
- The <u>exchange</u> instruction swaps information between two registers or a register and a memory word.
- The <u>input and output</u> instructions transfer data among processor registers and input or output terminals.
- The <u>push and pop</u> instructions transfer data between processor registers and a memory stack.

# 2. Data Manipulation Instructions

Data manipulation instructions perform operations on data and provide the computational capabilities for the computer. The data manipulation instructions in a typical computer areusually divided into three basic types:

- i. Arithmetic instructions
- ii. Logical and bit manipulation instructions
- iii. Shift instructions
- i. Arithmetic instructions

Name	Mnemonic
Increment	INC
Decrement	DEC
Add	ADD
Subtract	SUB
Multiply	MUL
Divide	DIV
Add with carry	ADDC
Subtract with borrow	SUBB
Negate (2's complement)	NEG

Table (6): Arithmetic Instructions

- A special carry flip-flop is used to store the carry from an operation. The instruction "add with carry" performs the addition on two operands plus the value of the carry from the previous computation.
- Similarly, the "<u>subtract with borrow</u>" instruction subtracts two words and a borrow which may have resulted from a previous subtract operation.
- ✤ The <u>negate instruction</u> forms the 2's complement of a number.

### ii. Logical and Bit Manipulation Instructions

Logical instructions perform binary operations on strings of bits stored in registers. They are useful for manipulating individual bits or a group of bits that represent binary-coded information. The logical instructions consider each bit of the operand

Name	Mnemonic
Clear	CLR
Complement	COM
AND	AND
OR	OR
Exclusive-OR	XOR
Clear carry	CLRC
Set carry	SETC
Complement carry	COMC
Enable interrupt	EI
Disable interrupt	DI

separately and treat itas a Boolean variable.

Table (7): Logic and Bit Manipulation Instructions

# iii. <u>Shift Instructions</u>

Instructions to shift the content of an operand are quite useful and are often provided in several variations. Shifts are operations in which the bits of a word are moved to the left or right. The bit shifted in at the end of the word determines the type of shift used. Shift instructions may specify logical shifts, arithmetic shifts, or rotate-type operations. In

Name	Mnemonic
Logical shift right	SHR
Logical shift left	SHL
Arithmetic shift right	SHRA
Arithmetic shift left	SHLA
Rotate right	ROR
Rotate left	ROL
Rotate right through carry	RORC
Rotate left through carry	ROLC

either case the shift may be to the right or to the left.

Table (8): Shift Instructions

The rotate through carry instruction treats a carry bit as an extension of the register

whose word is being rotated. Thus a <u>rotate-left through carry</u> instruction transfers the carry bit into the rightmost bit position of the register, transfers the leftmost bit position into the carry and at the same time, and shifts the entire register to the left.

A possible instruction code format of a shift instruction may include five fields as follows: OP REG TYPE RL COUNT <u>OP-</u>operation code field <u>REG-</u>a register address that specifies the location of the

operand <u>TYPE-</u> a 2-bit field specifying the four different types

of shifts  $\underline{RL}$ -a 1-bit field specifying a shift right or left

<u>COUNT-</u> a k-bit field specifying up to  $2^{k}$  - 1 shifts

# <u>Program Control:</u>

After the execution of a data transfer or data manipulation instruction, control returns to the fetch cycle with the program counter containing the address of the instructionnext in sequence.

On the other hand, a program control type of instruction, when executed, may change the address value in the program counter and cause the flow of control to be altered. In other words, program control instructions specify conditions for altering the content of the program counter, while data transfer and manipulation instructions specify conditions for data-processing operations.

The change in value of the program counter as a result of the execution of a program control instruction causes a break in the sequence of instruction execution. This is an important feature in digital computers, as it provides control over the flow of program execution and a capability for branching to different program segments.

Name	Mnemonic	
Branch	BR	
Jump	JMP	
Skip	SKP	
Call	CALL	
Return	RET	
Compare (by subtraction)	CMP	
Test (by ANDing)	TST	
· · · · ·		

<u>Table (9) :</u> Program Control Instructions


Status Bít Condítíons:

It is sometimes convenient to supplement the ALU circuit in the CPU with a status register where status bit conditions can be stored for further analysis. Status bits are also called condition-code bits or flag bits. Figure (G) shows the block diagram of an 8-bit ALU with a 4-bit status register. The four status bits are symbolized by C. S, Z, and V. The bits are set or cleared as a result of an operation performed in the ALU.

- 1. Bit C (carry) is set to 1 if the end carry  $C_8$  is 1. It is cleared to 0 if the carry is 0.
- 2. Bit S (sign) is set to 1 if the highest-order bit  $F_{\neq}$  is 1. It is set to 0 if the bit is 0.
- 3. Bit Z (zero) is set to 1 if the output of the ALU contains all 0's. It is cleared to 0

otherwise. In other words, Z = 1 if the output is zero and Z = 0 if the output is not zero.

4. Bit  $\vee$  (overflow) is set to 1 if the exclusive-OR of the last two carries is equal to 1, and cleared to 0 otherwise. This is the condition for an overflow when negative numbers are in 2's complement. For the 8-bit ALU,  $\vee = 1$  if the output is greater than + 127 or less than - 128.



Fígure (6): Status register bits

Conditional Branch Instructions:

To change the flow of execution in the program we use some kind of branching instructions which are depending on the some conditions result.

Each mnemonic is constructed with the letter B (for branch) and an abbreviation of the condition name. When the opposite condition state is used, the letter N (for no) is inserted to define the 0 state. Thus BC is Branch on Carry, and BNC is Branch on No Carry.

If the stated condition is true, program control is transferred to the address specified by the instruction. If not, control continues with the instruction that follows. The conditional instructions can be associated also with the jump, skip, call, or return type of program control instructions.

Mnemonic	Branch condition	Tested condition
BZ	Branch if zero	Z = 1
BNZ	Branch if not zero	Z = 0
BC	Branch if carry	C = 1
BNC	Branch if no carry	C = 0
BP	Branch if plus	S = 0
BM	Branch if minus	S = 1
BV	Branch if overflow	V = 1
BNV	Branch if no overflow	V = 0
Unsigned	compare conditions $(A - B)$	
BHI	Branch if higher	A > B
BHE	Branch if higher or equal	$A \geq B$
BLO	Branch if lower	A < B
BLOE	Branch if lower or equal	$A \leq B$
BE	Branch if equal	A = B
BNE	Branch if not equal	$A \neq B$
Signed o	compare conditions $(A - B)$	
BGT	Branch if greater than	A > B
BGE	Branch if greater or equal	$A \geq B$
BLT	Branch if less than	A < B
BLE	Branch if less or equal	$A \leq B$
BE	Branch if equal	A = B
BNE	Branch if not equal	$A \neq B$

#### Table (10): Conditional Branch Instructions

<u>Example:</u> Consider an 8-bit ALU as shown in Figure (6). The largest unsigned number that can be accommodated in 8 bits is 255. The range of signed numbers is between + 127 and - 128. Let A = 11110000 and B = 00010100. To perform A - B, the ALU takes the 2's complement of B and adds it to A.

$$\begin{array}{cccc}
A: & 11110000 \\
\overline{B} &+ 1: & +11101100 \\
A &- B: & 11011100 \\
\end{array} \quad C = 1 \quad S = 1 \quad V = 0 \quad Z = 0 \end{array}$$

The compare instruction updates the status bits as shown. C = 1 because there is a carry out of the last stage. S = 1 because the leftmost bit is  $1. \vee = 0$  because the last two carries are both equal to 1, and Z = 0 because the result is not equal to 0.

#### Subroutine Call and Return:

A subroutine is a self-contained sequence of instructions that performs a given computational task. During the execution of a program, a subroutine may be called to perform its function many times at various points in the main program. Each time a subroutine is called, a branch is executed to the beginning of the subroutine to start executing its set of instructions. After the subroutine has been executed, a branch is made back to the main program.

The instruction that transfers program control to a subroutine is known by different names. The most common names used are call subroutine, jump to subroutine, branch to subroutine, or branch and save address.

A call subroutine instruction consists of an operation code together with an address that specifies the beginning of the subroutine. The instruction is executed by performing two operations:

- (1) The address of the next instruction available in the program counter (the return address) is stored in a temporary location so the subroutine knows *where to return,* and
- (2) Control is transferred to the beginning of the subroutine. The last instruction of every subroutine, commonly called return from subroutine, transfers the *return address* from the temporary location into the program counter. This results in a transfer of program control to the instruction whose address was originally stored in the temporary location.

The most efficient way is to store the return address in a memory stack. The advantage of using a stack for the return address is that when a succession of subroutines is called, the sequential return addresses can be pushed into the stack. The return from subroutine instruction causes the stack to pop and the contents of the top of the stack are transferred to the program counter. In this way, the return is always to the program that last called a subroutine. A subroutine call is implemented with the following microoperations:

$SP \leftarrow SP - 1$	Decrement stack pointer
$M[SP] \leftarrow PC$	Push content of PC onto the stack
$PC \leftarrow effective address$	Transfer control to the subroutine

If another subroutine is called by the current subroutine, the new return address is pushed into the stack, and so on. The instruction that returns from the last subroutine is implemented by themicrooperations:

# $PC \leftarrow M[SP]$ Pop stack and transfer to PC $SP \leftarrow SP + 1$ Increment stack pointer

By using a subroutine stack, all return addresses are automatically stored by the hardware in one unit. The programmer does not have to be concerned or remember where the return address was stored.

□ A *recursive subroutine* is a subroutine that calls itself.

Program interrupt:

Program interrupt refers to the transfer of program control from a currently running program to another service program as a result of an external or internal generated request. Control returns to the original program after the service program is executed.

The interrupt procedure is, in principle, quite similar to a subroutine call except for three variations:

(1) The interrupt is usually initiated by an internal or external signal rather than from the execution of an instruction (except for software interrupt as explained later);

(2) The address of the interrupt service program is determined by the hardware rather than from the address field of an instruction; and

(3) An interrupt procedure usually stores all the information necessary to define the state of the CPU rather than storing only the program counter.

The state of the CPU at the end of the execute cycle (when the interrupt is recognized) is determined from:

- 1. The content of the program counter
- 2. The content of all processor registers
- 3. The content of certain status conditions

The collection of all status bit conditions in the CPU is sometimes called a program status word or PSW. The PSW is stored in a separate hardware register and contains the status information that characterizes the state of the CPU

The last instruction in the service program is a return from interrupt instruction. When this instruction is executed, the stack is popped to retrieve the old PSW and the return address. The PSW is transferred to the status register and the return address to the program counter. Thus the CPU state is restored and the original program can continue executing.

There are three major types of interrupts that cause a break in the normal execution of a program. They can be classified as:

- 1. External interrupts
- 2. Internal interrupts
- 3. Software interrupts

*External interrupts* come from input-output (L/O) devices, from a timing device, from a circuit monitoring the power supply, or from any other external source. Examples that cause external interrupts are L/O device requesting transfer of data, L/O device finished transfer of data etc.

<u>Internal interrupts</u> arise from illegal or erroneous use of an instruction or data. Internal interrupts are also called traps. Examples of interrupts caused by internal error conditions are register overflow, attempt to divide by zero, an invalid operation code, stack overflow, and protection violation.

 $\Box$ External and internal interrupts are initiated from signals that occur in the hardware of the CPU. <u>A software interrupt</u> is initiated by executing an instruction. Software interrupt is a special call instruction that behaves like an interrupt rather than a subroutine call. It can be used by the programmer to initiate an interrupt procedure at any desired point in the program. The most

common use of software interrupt is associated with a supervisor call instruction. This instructionprovides means for switching from a CPU user mode to the supervisor mode.

# Reduced Instruction Set Computer (RISC):

- An important aspect of computer architecture is the design of the instruction set for the processor.
- Early computers had small and simple instruction sets, forced mainly by the need to minimize the hardware used to implement them.
- As digital hardware became cheaper with the advent of integrated circuits, computer instructions tended to increase both in number and complexity. Many computers have instruction sets that include more than 100 and sometimes even more than 200 instructions. These computers also employ a variety of data types and a large number of addressing modes.

A computer with a large number of instructions is classified as a *complex instruction set computer,* abbreviated CISC.

In the early 1980s, a number of computer designers recommended that computers use fewer instructions with simple constructs so they can be executed much faster within the CPU without having to use memory as often. This type of computer is classified as a *reduced instruction set computer* or RISC.

CISC Characterístics

The major characteristics of CISC architecture are:

- 1. A large number of instructions-typically from 100 to 250 instructions
- 2. Some instructions that perform specialized tasks and are used infrequently
- 3. A large variety of addressing modes-typically from 5 to 20 different modes
- 4. Variable-length instruction formats

5. Instructions that manipulate operands in memory

RISC Characterístics

The concept of RISC architecture involves an attempt to reduce execution time by simplifyingthe instruction set of the computer The major characteristics of RISC architecture are:

1. Relatively few instructions

2. Relatively few addressing modes

3. Memory access limited to load and store instructions

- 4. All operations done within the registers of the CPU
- 5. Fixed-length, easily decoded instruction format
- 6. Single-cycle instruction execution
- 7. Hardwired rather than microprogrammed

controlOther characterístics attributed to RISC architecture

- 2. Use of overlapped register windows to speed-up procedure call and return
- 3. Efficient instruction pipeline
- 4. Compiler support for efficient translation of high-level language programs intomachine language .

#### Overlapped Register Windows

Procedure call and return occurs quite often in high-level programming languages. When translated into machine language, a procedure call produces a sequence of instructions that save register values, pass parameters needed for the procedure, and then calls a subroutine to execute the body of the procedure. After a procedure return, the program restores the old register values, passes results to the calling program, and returns from the subroutine. Saving and restoring registers and passing of parameters and results involve time consuming operations.

A characteristic of some RISC processors is their use of overlapped register windows to provide the passing of parameters and avoid the need for saving and restoring register values.

Berkeley RISC I


- □ One of the first projects intended to show the advantages of RISC architecture was conducted at the University of Californía, Berkeley.
- □ The Berkeley RISC I is a 32-bit integrated circuit CPU. It supports 32-bit addresses and either 8-, 16-, or 32-bit data. It has a 32-bit instruction format and a total of 31 instructions.


 $\Box$  There are three basic addressing modes: register addressing, immediate operand, and relative to PC addressing for branch instructions. It has a register file of 138 registers arranged into 10 global registers and 8 windows of 32 registers in each.

#### UNIT-5

Memory Organization: Memory Hierarchy, Main Memory –RAM And ROM Chips, Memory Address map, Auxiliary memory-magnetic Disks, Magnetic tapes, Associate Memory,-Hardware Organization, Match Logic, Cache Memory –Associative Mapping, Direct Mapping, Set associative mapping, Writing in to cache and cache Initialization, Cache Coherence, Virtual memory-Address Space and memory Space, Address mapping using pages, Associative memory

page table , page Replacement .






The total memory capacity of a computer can be visualized by hierarchy of components. Thememory hierarchy system consists of all storage devices contained in a computer system from the slow Auxiliary Memory to fast Main Memory and to smaller Cache memory.

Auxillary memory access time is generally 1000 times that of the main memory, hence it is at the bottom of the hierarchy.

The main memory occupies the central position because it is equipped to communicate directly with the CPU and with auxiliary memory devices through Input/output processor (1/O).

when the program not residing in main memory is needed by the CPU, they are brought in from auxiliary memory. Programs not currently needed in main memory are transferred into auxiliary memory to provide space in main memory for other programs that are currently in use.

The cache memory is used to store program data which is currently being executed in the CPU. Approximate access time ratio between cache memory and main memory is about 1 to  $\mathcal{F}$ ~10



#### Memory Access Methods

Each memory type, is a collection of numerous memory locations. To access data from any memory, first it must be located and then the data is read from the memory location. Following are the methodsto access information from memory locations:

#### 1. Random Access: Main memories are random access memories, in which each memory

location has a unique address. Using this unique address any memory location can be

reached in he same amount of time in any order.

- 2. Sequential Access: This methods allows memory access in a sequence or in order.
- 3. Direct Access: In this mode, information is stored in tracks, with each track having a

separateread/write head.

# Maín Memory

The memory unit that communicates directly within the CPU. Auxillary memory and Cache memory, is called main memory. It is the central storage unit of the computer system. It is a large and fast memory used to store data during computer operations. Main memory is made up of RAM and ROM, with RAM integrated circuit chips holing the major share.

- RAM: Random Access Memory
  - DRAM: Dynamic RAM, is made of capacitors and transistors, and must be refreshedevery 10~100 ms. It is slower and cheaper than SRAM.
  - SRAM: Static RAM, has a six transistor circuit in each cell and retains data,

untilpowered off.

• NVRAM: Non-Volatíle RAM, retaíns íts data, even when turned off. Example: Flashmemory.

ROM: Read Only Memory, is non-volatile and is more like a permanent storage for

information. It also stores the bootstrap loader program, to load and start the operating

systemwhen computer is turned on. PROM (Programmable ROM), EPROM (Erasable

PROM)

and EEPROM (Electrically Erasable PROM) are some commonly used ROMS.

Memory Address map:

- The addressing of memory can establish by means of a table that specifies the memory address assigned to each chip.
- The table, called a memory address map, is a pictorial representation of assigned addressspace for each chip in the system, shown in the table.
- To demonstrate with a particular example, assume that a computer system needs 512 bytes of RAM and 512 bytes of ROM.

Component	Hexa address	Address bus									
		10	9	8	7	6	5	4	3	2	1
RAM 1	0000 - 007F	0	0	0	x	x	х	к	х	x	х
RAM 2	0080 - 00FF	0	0	1	x	x	x	x	×	×	x
RAM 3	0100 - 017F	0	1	0	x	x	x	х	x	x	х
RAM 4	0180 - 01FF	0	1	1	x	X	x	Х	X	x	Х
ROM	0200 - 03FF	1	х	х	х	х	х	х	x	х	x

The RAM and ROM chips to be used specified in figures.

- The component column specifies whether a RAM or a ROM chip used.
- Moreover, The hexadecimal address column assigns a range of hexadecimal equivalent addresses for each chip.
- The address bus lines listed in the third column.
- Although there 16 lines in the address bus, the table shows only 10 lines because the other 6 not used in this example and assumed to be zero.
- The small x's under the address bus lines designate those lines that must connect to the

address inputs in each chip.

- Moreover, The RAM chips have 128 bytes and need seven address lines. The ROM chip has 512 bytes and needs 9 address lines.
- The x's always assigned to the low-order bus lines: lines 1 through  $\mathcal{F}$  for the RAM. And lines1 through 9 for the ROM.
- It is now necessary to distinguish between four RAM chips by assigning to each a different address. For this particular example, we choose bus lines 8 and 9 to represent four distinct binary combinations.
- Also, The table clearly shows that the nine low-order bus lines constitute a memory space for RAM equal to  $2^9 = 512$  bytes.

- The distinction between a RAM and ROM address done with another bus line. Here we choose line 10 for this purpose.
- When line 10 0, the CPU selects a RAM, and when this line equal to 1, it selects the ROM.

# Auxiliary Memory

Devices that provide backup storage are called auxiliary memory. For example: Magnetic disks and tapes are commonly used auxiliary devices. Other devices used as auxiliary memory aremagnetic drums, magnetic bubble memory and optical disks.

It is not directly accessible to the CPU, and is accessed using the Input/Output channels.

# Cache Memory

The data or contents of the main memory that are used again and again by CPU, are stored in the cache memory so that we can easily access that data in shorter time.

Whenever the CPU needs to access memory, it first checks the cache memory. If the data is not found in cache memory then the CPU moves onto the main memory. It also transfers block of recent data into the cache and keeps on deleting the old data in cache to accomodate the new one.

# Hít Ratío

The performance of cache memory is measured in terms of a quantity called hit ratio. Whenthe CPU refers to memory and finds the word in cache it is said to produce a hit. If the word is not found in cache, it is in main memory then it counts as a miss.

The ratio of the number of hits to the total CPU references to memory is called hit

ratio.Hit Ratio = Hit/(Hit + Miss)

# Associative Memory

It is also known as content addressable memory (CAM). It is a memory chip in which eachbit position can be compared. In this the content is compared in each bit cell which allows very fast table lookup. Since the entire chip can be compared, contents are randomly stored without considering addressing scheme. These chips have less storage capacity than regular memory chips.

# Memory Mapping and Concept of Virtual Memory


The transformation of data from main memory to cache memory is called mapping. There are 3 main types of mapping:

- Associative Mapping
- Dírect Mapping
- Set Associative Mapping

# Associative Mapping


The associative memory stores both address and data. The address value of 15 bits is 5

dígit octal numbers and data is of 12 bits word in 4 digit octal number. A CPU address of 15 bits is placed in argument register and the associative memory is searched for matching address.



# Direct Mapping

The CPU address of 15 bits is divided into 2 fields. In this the 9 least significant bits constitute the index field and the remaining 6 bits constitute the tag field. The number of bits in index field is equal to the number of address bits required to access cache memory.



# Set Associative Mapping

The disadvantage of direct mapping is that two words with same index address can't reside in cache memory at the same time. This problem can be overcome by set associative mapping.

In this we can store two or more words of memory under the same index address. Each data word isstored together with its tag and this forms a set.

Tag	Data	Address

### Replacement Algorithms

Data is continuously replaced with new data in the cache memory using replacement algorithms.

Following are the 2 replacement algorithms used:

- FIFO First in First out. Oldest item is replaced with the latest item.
- LRU Least Recently Used. Item which is least recently used by CPU is removed.

### Writing in to cache and cache Initialization:

The benefit of write-through to main memory is that it simplifies the design of the computersystem. With write-through, the main memory always has an up-to-date copy of the line. So when aread is done, main memory can always reply with the requested data.

If write-back is used, sometimes the up-to-date data is in a processor cache, and sometimes it is in main memory. If the data is in a processor cache, then that processor must stop main memory from replying to the read request, because the main memory might have a stale copy of the data. This is more complicated than write-through.

Also, write-through can simplify the cache coherency protocol because it doesn't need the *Modify*state. The *Modify* state records that the cache must write back the cache line before it invalidates or evicts the line. In write-through a cache line can always be invalidated without writingback since memory already has an up-to-date copy of the line.


#### Cache Coherence:

In a shared memory multiprocessor with a separate <u>cache memory</u> for each <u>processor</u>, it is possible to have many copies of any one instruction <u>operand</u>: one copy in the main memory and one ineach <u>cache</u> memory. When one copy of an operand is changed, the other copies of the operand must be changed also. Cache coherence is the discipline that ensures that changes in the values of shared operands are propagated throughout the system in a timely fashion.

Virtual Memory


Vírtual memory is the separation of logical memory from physical memory. This separation provideslarge virtual memory for programmers when only small physical memory is available.

Virtual memory is used to give programmers the illusion that they have a very large memory even though the computer has a small main memory. It makes the task of programming easier because theprogrammer no longer needs to worry about the amount of physical memory available.




Address mapping using pages:

- The table implementation of the address mapping is simplified if the information in the address space. And the memory space is each divided into groups of fixed size.
- Moreover, The physical memory is broken down into groups of equal size called blocks, which may range from 64 to 4096 words each.
- The term page refers to groups of address space of the same size.
- Also, Consider a computer with an address space of 8K and a memory space of 4K.
- If we split each into groups of 1K words we obtain eight pages and four blocks as shown in the figure.
- At any given time, up to four pages of address space may reside in main memory in any one of the four blocks.







Associative memory page table:

The implementation of the page table is vital to the efficiency of the virtual memory technique, for each memory reference must also include a reference to the page table. The fastest solution is a set of dedicated registers to hold the page table but this method is impractical for large page tables because of the expense. But keeping the page table in main memory could cause intolerable delays because even only one memory access for the page table involves a slowdown of 100 percent and large page tables can require more than one memory access. The solution is to augment the page table with special high-speed memory made up of associative registers or translation look aside buffers (TLBS) which are called ASSOCIATIVE MEMORY.

The advantage of virtual memory is that processes can be using more memory than exists inthe machine; when memory is accessed that is not present (a page fault), it must be paged in (sometimes referred to as being "swapped in", although some people reserve "swapped in to refer to bringing in an entire address space).

Swapping in pages is very expensive (it requires using the disk), so we'd like to avoid page faults asmuch as possible. The algorithm that we use to choose which pages to evict to make space for the new page can have a large impact on the number of page faults that occur.

#### UNIT-5

Input-Output Organization: Peripheral Devices, Input-Output Interface, Asynchronous data transfer Modes of Transfer, Priority Interrupt Direct memory Access, Input –Output Processor (IOP)Pipeline And Vector Processing: Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction Pipeline, Dependencies, Vector Processing.

### Introduction:

The I/O subsystem of a computer provides an efficient mode of communication between the centralsystem and the outside environment. It handles all the input-output operations of the computer system.

# Peripheral Devices

Input or output devices that are connected to computer are called peripheral devices. These devices are designed to read information into or out of the memory unit upon command from the CPU and areconsidered to be the part of computer system. These devices are also called peripherals.

For example: Keyboards, dísplay units and printers are common peripheral

devices. There are three types of peripherals:

- Input peripherals : Allows user input, from the outside world to the computer. Example: Keyboard, Mouse etc.
- 2. Output peripherals: Allows information output, from the computer to the outside world. Example: Printer, Monitor etc
- 3. Input-Output peripherals: Allows both input (from outised world to computer) as well as,

output (from computer to the outside world). Example: Touch screen etc.

# Interfaces

Interface is a shared boundary btween two separate components of the computer system which can be used to attach two or more components to the system for communication purposes.

There are two types of interface:

- 1. CPU Inteface
- 2. 1/0 Interface

Let's understand the 1/0 Interface in details,

# Input-Output Interface

Peripherals connected to a computer need special communication links for interfacing with CPU. In computer system, there are special hardware components between the CPU and peripherals to controlor manage the input-output transfers. These components are called input-output interface units because they provide communication links between processor bus and peripherals. They provide a method for transferring information between internal system and input-output devices.

# Asynchronous Data Transfer

We know that, the internal operations in individual unit of digital system are synchronized by meansof clock pulse, means clock pulse is given to all registers within a unit, and all data transfer among internal registers occur simultaneously during occurrence of clock pulse. Now, suppose any two units of digital system are designed independently such as CPU and I/O interface.

And if the registers in the interface (I/O interface) share a common clock with CPU registers, then transfer between the two units is said to be synchronous. But in most cases, the internal timing in each unit is independent from each other in such a way that each uses its own private clock for its internal registers. In that case, the two units are said to be asynchronous to each other, and if data transfer occur between them this data transfer is said to be Asynchronous Data Transfer.

But, the Asynchronous Data Transfer between two independent units requires that control signals betransmitted between the communicating units so that the time can be indicated at which they send data.

This asynchronous way of data transfer can be achieved by two methods:

1. One way is by means of strobe pulse which is supplied by one of the units to other unit. When transfer has to occur. This method is known as "Strobe Control".

2. Another method commonly used is to accompany each data item being transferred with a control signal that indicates the presence of data in the bus. The unit receiving the dataitem responds with another signal to acknowledge receipt of the data. This method of data transfer between two independent units is said to be "Handshaking".

The strobe pulse and handshaking method of asynchronous data transfer are not restricted to I/O transfer.In fact, they are used extensively on numerous occasion requiring transfer of data between two independent units.So, here we consider the transmitting unit as source and receiving unit as destination.

As an example: The CPU, is the source during an output or write transfer and is the destination unitduring input or read transfer.

And thus, the sequence of control during an asynchronous transfer depends on whether the transfer is initiated by the source or by the destination.

So, while discussing each way of data transfer asynchronously we see the sequence of control in

both terms when it is initiated by source or when it is initiated by destination. In this way, each way of datatransfer, can be further divided into parts, source initiated and destination initiated.

We can also specify, asynchronous transfer between two independent units by means of a timingdiagram that shows the timing relationship that exists between the control and the data buses.

Now, we will discuss each method of asynchronous data transfer in detail one by one.


#### 1. <u>Strobe Control:</u>


The Strobe Control method of asynchronous data transfer employs a single control line to time each transfer .This control line is also known as strobe and it may be achieved either by source or

destination, depending on which initiate transfer.

#### Source initiated strobe for data transfer:

The block diagram and timing diagram of strobe initiated by source unit is shown in figure below:






In block diagram we see that strobe is initiated by source, and as shown in timing diagram, thesource unit first places the data on the data bus. After a brief delay to ensure that the data settle to a steady value, the source activates a strobe pulse. The information on data bus and strobe control signal remain in the active state for a sufficient period of time to allow the destination unit to receive the data. Actually, the destination unit, uses a falling edge of strobe control to transfer the contents of data bus to one of its internal registers. The source removes the data from the data bus after it disables its strobe pulse. New valid data will be available only after the strobe is enabled again.

#### Destination-initiated strobe for data transfer:

The block diagram and timing diagram of strobe initiated by destination is shown in figure below:



b) Timing Diagram

In block diagram, we see that, the strobe initiated by destination, and as shown in timing diagram, the destination unit first activates the strobe pulse, informing the source to provide the data. The source unit responds by placing the requested binary information on the data bus. The data must be valid and remain in the bus long enough for the destination unit to accept it. The falling edge of strobe pulse can be used again to trigger a destination register. The destination unit then disables the strobe. And source removes the data from data bus after a per determine time interval.

Now, actually in computer, in the first case means in strobe initiated by source - the strobe may be a memory-write control signal from the CPU to a memory unit. The source, CPU, places the word on the data bus and informs the memory unit, which is the destination, that this is a write operation.

And in the second case i.e, in the strobe initiated by destination - the strobe may be a memory readcontrol from the CPU to a memory unit. The destination, the CPU, initiates the read operation to inform the memory, which is a source unit, to place selected word into the data bus.

#### 2. <u>Handshaking:</u>

The disadvantage of strobe method is that source unit that initiates the transfer has no way ofknowing whether the destination has actually received the data that was placed in the

bus.Similarly, a destination unit that initiates the transfer has no way of knowing whether thesource unit, has actually placed data on the bus.

This problem can be solved by handshaking method.


- Hand shaking method introduce a second control signal line that provides a replay to the unit that initiates the transfer.
- In it, one control line is in the same direction as the data flow in the bus from the source to destination. It is used by source unit to inform the destination unit whether there are valid data

in the bus. The other control line is in the other direction from destination to the source. It is

used by the destination unit to inform the source whether it can accept data. And in it also, sequence of control depends on unit that initiate transfer. Means sequence of control depends whether transfer is initiated by source and destination. Sequence of control in both of them are described below:

#### Source initiated Handshaking:

The source initiated transfer using handshaking lines is shown in figure below:



c) Sequence Diagram(Sequence of events)


In its block diagram, we se that two handshaking lines are "data valid", which is generated by thesource unit, and "data accepted", generated by the destination unit.

The timing diagram shows the timing relationship of exchange of signals between the two units.Means as shown in its timing diagram, the source initiates a transfer by placing data on the bus and enabling its data valid signal. The data accepted signal is then activated by destination unit after it accepts the data from the bus. The source unit then disable its data valid signal which invalidates the data on the bus. After this, the destination unit disables its data accepted signal and the system goes into initial state. The source unit does not send the next data item until after the destination unit shows its readíness data to accept new by dísabling the data accepted sígnal.

This sequence of events described in its sequence diagram, which shows the above sequence inwhich the system is present, at any given time.

#### Destination initiated handshaking:

The destination initiated transfer using handshaking lines is shown in figure below:



c) Sequence Diagram(sequence of events)

In its block diagram, we see that the two handshaking lines are "data valid", generated by the source unit, and "ready for data" generated by destination unit.Note that the name of signal data accepted generated by destination unit has been changed to ready for data to reflect its new meaning.

In it, transfer is initiated by destination, so source unit does not place data on data bus until it receives ready for data signal from destination unit. After that, hand shaking process is some as that of source initiated.

The sequence of event in it are shown in its sequence diagram and timing relationship betweensignals is shown in its timing diagram.

Thus, here we can say that, sequence of events in both cases would be identical. If we consider ready for data signal as the complement of data accept. Means, the only difference between source and destination initiated transfer is in their choice of initial state.

# Modes of 1/O Data Transfer

Data transfer between the central unit and 1/O devices can be handled in generally three types of modes which are given below:

- 1. Programmed 1/0
- 2. Interrupt Initiated 1/0
- 3. Dírect Memory Access

#### Programmed 1/0

Programmed 1/O instructions are the result of 1/O instructions written in computer program. Eachdata item transfer is initiated by the instruction in the program.

usually the program controls data transfer to and from CPU and peripheral. Transferring data underprogrammed I/O requires constant monitoring of the peripherals by the CPU.

# Interrupt Initiated 1/0

In the programmed I/O method the CPU stays in the program loop until the I/O unit indicates thatit is ready for data transfer. This is time consuming process because it keeps the processor busy needlessly.

This problem can be overcome by using interrupt initiated I/O. In this when the interface determines that the peripheral is ready for data transfer, it generates an interrupt. After receiving the interrupt signal, the CPU stops the task which it is processing and service the I/O transfer and then returns back to its previous processing task.

# Direct Memory Access

Removing the CPU from the path and letting the peripheral device manage the memory buses directly would improve the speed of transfer. This technique is known as DMA.

In this, the interface transfer data to and from the memory through memory bus. A DMA controller manages to transfer data between peripherals and memory unit.

Many hardware systems use DMA such as dísk dríve controllers, graphic cards, network cards and soundcards etc. It is also used for intra chip data transfer in multicore processors. In DMA, CPU would initiatethe transfer, do other operations while the transfer is in progress and receive an interrupt from the DMA controller when the transfer has been completed.


# Priority Interrupt

A priority interrupt is a system which decides the priority at which various devices, which generates the interrupt signal at the same time, will be serviced by the CPU. The system has authority todecide which conditions are allowed to interrupt the CPU, while some other interrupt is being serviced. Generally, devices with high speed transfer such as *magnetic disks* are given high priority and slow devices such as *keyboards* are given low priority.

when two or more devices interrupt the computer simultaneously, the computer services the device with the higher priority first.

### DIRECT MEMORY ACCESS

Block of data transfer from high speed devices, Drum, Disk, Tape



\* DMA controller - Interface which allows 1/0 transfer directly


between Memory and Device, freeing CPU for other tasks

\* CPU initializes DMA Controller by sending

memoryaddress and the block size (number

of words)

#### DMA TRANSFER



# Input/output Processor


An input-output processor (IOP) is a processor with direct memory access capability. In this, the computer system is divided into a memory unit and number of processors.

Each IOP controls and manage the input-output tasks. The IOP is similar to CPU except that it handles only the details of I/O processing. The IOP can fetch and execute its own instructions. TheseIOP instructions are designed to manage I/O transfers only.

# Block Diagram Of 1/O Processor:

Below is a block diagram of a computer along with various 1/O Processors. The memory unit occupies thecentral position and can communicate with each processor.

The CPU processes the data required for solving the computational tasks. The IOP provides a path for transfer of data between peripherals and memory. The CPU assigns the task of initiating the I/O program.



The IOP operates independent from CPU and transfer data between peripherals and memory.

The communication between the IOP and the devices is similar to the program control method of transfer. And the communication with the memory is similar to the direct memory access method.

In large scale computers, each processor is independent of other processors and any processor can initiatethe operation.

The CPU can act as master and the IOP act as slave processor. The CPU assigns the task of initiating operations but it is the IOP, who executes the instructions, and not the CPU. CPU instructions provide operations to start an I/O transfer. The IOP asks for CPU through interrupt.

Instructions that are read from memory by an IOP are also called *commands* to distinguish them from instructions that are read by CPU. Commands are prepared by programmers and are stored in memory.Command words make the program for IOP. CPU informs the IOP where to find the commands in memory.



(Com to CSE, IT)

Tir	ne: 3	b hours Max. Marks: 75		
		Answer any <b>FIVE</b> Questions each Question from each unit All Questions carry <b>Equal</b> Marks	_	
1	a)	Draw and explain Von Neumann Architecture. Explain Moore's Law.	[8M]	
	b)	Give the major characteristics of RISC and CISC architectures.	[7M]	
		Or		
2	a)	Explain IEEE-754 model for floating point representation.	[8M]	
	b)	Explain about Booth's multiplication algorithm and solve Multiply 7 and 3.	[7M]	
3	a)	Explain the I/O instructions and type of I/O instructions.	[8M]	
	b)	Write a program to evaluate the arithmetic statement A=X-Y+C/P+Q using a stack organized computer with zero address instructions.	[7M]	
		Or		
4	a)	Explain about computer registers set in detailed.	[8M]	
	b)	Explain indirect address mode and how the effective address is calculated in this case.	[7M]	
5	a)	Write the procedure to mitigate number of bits in micro instructions.	[8M]	
	b)	Explain arithmetic micro operations with examples.	[7M]	
		Or		
6	a)	What is a micro-operation of list and explain the four categories of the most common micro-operations?	[8M]	
	b)	Differentiate the relative addressing and index addressing modes.	[7M]	
7	a)	Discuss about Cache-mapping functions.	[8M]	
	b)	What is associative memory? Explain with the help of block diagram. Also mention the situation in which associative memory can be effective utilized.	[7M]	
		Or		
8	a)	Explain the Direct mapping in cache memory with an example.	[8M]	
	b)	Explain about Direct Memory Access (DMA).	[7M]	
9	a)	Explain instruction pipeline with neat timing diagram.	[8M]	
	b)	Discuss Flynn's classification of computer.	[7M]	
Or				
10	a)	Draw and explain arithmetic pipeline for floating point multiplication.	[8M]	
	b)	Explain about Interconnection network.	[7M]	



(Com to CSE, IT)

Time: 3 hours Max. Marks: 75 Answer any FIVE Questions each Question from each unit All Questions carry Equal Marks Discuss Arithmetic addition and subtraction with signed-2's complement 1 a) representation. [8M] b) Is there any alternate of Von-Neumann architecture? If exists than give the basic idea of them. [7M] Or 2 a) Discuss modified Booth algorithm with suitable example. [8M] b) Discuss the advantages, disadvantages, and applications of i) Excess - 3 code ii) Gray Code(Illustrate with one example each) [7M] 3 Explain the significance of the shift micro operations. a) [8M] b) Explain about Arithmetic Micro operations in detailed. [7M] Or What is the difference between a direct and an indirect address instruction? How 4 a) many references to memory are needed for each type of instruction to bring an operand into a processor register? [8M] b) How an interrupt is recognized? Explain the interrupt cycle. [7M] 5 a) What are addressing modes? Give an overview of the addressing modes. [8M] b) Justify the statement "Stack computer consist of an operation code only with no address field". [7M] Or 6 a) Discuss the different addressing modes of an instruction. [8M] b) How stack is implemented in a general microprocessor system. [7M] 7 What is virtual memory? With the help of neat sketch explain the method of a) virtual to physical address translation. [8M] b) Explain the READ and WRITE operations in Associative Memory. [7M] Or What is cache memory? Explain different types of mapping from main memory to 8 a) cache memory. [8M] b) Give the hardware organization of associative memory. Why associative memory is faster than other memories. Deduce the logic equation used to find the match in the associative memory. [7M] 9 a) Explain about pipeline multiplexer. [8M] b) Write short note on i) Magnetic Disks ii) Magnetic tapes [7M] Or 10 a) Draw and explain arithmetic pipeline for floating point addition. [8M] b) Explain about Hypercube and Mesh network. [7M]



(Com to CSE, IT)

(Com to CSE, IT) Time: 3 hours Max. Marks: 75			
		Answer any <b>FIVE</b> Questions each Question from each unit All Questions carry <b>Equal</b> Marks	_
1	a)	Explain with the help of an example, the use of hamming code as error detection and correction code.	[8M]
	b)	State the condition in which overflow occurs in case of addition & subtraction of two signed 2's complement number. How is it detected?	[7M]
		Or	
2	a)	Convert hexadecimal number F2A7C2 to binary and octal numbers.	[8M]
	b)	Explain the computer hierarchy of computer systems.	[7M]
	a)	Design a hardware circuit to implement logical shift, arithmetic shift and circular shift operations. State your design specifications.	[8M]
	b)	Explain how logic micro operation is work with suitable example?	[7M]
		Or	
Ļ	a)	A computer uses a memory unit with 256K words of 32 bits each. A binary Instruction code is stored in one word of memory. The instruction has four parts: an indirect bit, an operation code, a register code part to specify one of 64 registers, and an address part. (a) How many bits are there in the operation code, the register code part, and the address part?	[8M]
		(b) How many bits are there in the data and address inputs of the memory?	
	b)	Explain the following with respect to logic micro operations i) Selective Set ii) Selective Complement iii) Selective Clear iv) Mask	[7M]
	a)	What do you mean by addressing mode? Explain the following addressing modes with examples.	[8M]
	b)	i) Index addressing mode ii) Relative addressing mode	[7M
	0)	What are different instruction formats we are using?	[,]
	a)	Or	[8M]
	,	Explain various types of interrupts in detail.	
	b)	Explain the difference between hardwired control and micro programmed control. Is it possible to have a hardwired control associated with a control memory?	[7M]
	a)	Explain in detail the different mappings used for cache memory.	[8M]
	b)	Discuss the main features of associative memory Page Table. How does it work in mapping the virtual address into Physical memory address?	[7M]
3	a)	Or	[8M]
,	a)	Draw the block diagram of a DMA controller and explain its functioning?	
	b)	Explain about the direct mapping.	[7M]



**R19** 

9	a)	) Formulate a four segment instruction pipeline for a computer. Specify the operation to be performed in each segment.		
	b)	Draw and explain arithmetic pipeline for floating point multiplication.	[7M]	
		Or		
10	a)	What is pipelining? Name the two pipeline organizations. Explain about the arithmetic pipeline with the help of an example.	[8M]	
	b)	Explain the characteristics of multiprocessor system.	[7M]	



(Com to CSE, IT)

		(Com to CSE, IT)	
ìn	1e: 3	hours Max. Marks: 75	_
		Answer any <b>FIVE</b> Questions each Question from each unit	
		All Questions carry <b>Equal</b> Marks	
	a)	Draw and explain Von Neumann Architecture. Explain Moore's Law.	[8]
	b)	Discuss Arithmetic addition and subtraction with signed-2's complement representation.	[7]
		Or	
	a)	Difference between RISC and CISC architectures.	[8]
	b)	Explain about Booth's multiplication algorithm and solve Multiply 9 and 7.	[7]
	a)	Explain the I/O instructions and type of I/O instructions.	[8]
	b)	Explain the significance of the shift micro operations.	[7]
		Or	
	a)	Design a hardware circuit to implement logical shift, arithmetic shift and circular shift operations. State your design specifications.	[8]
	b)	Explain indirect address mode and how the effective address is calculated in this case.	[7]
	a)	Write the procedure to mitigate number of bits in micro instructions.	[8]
	b)	Justify the statement "Stack computer consist of an operation code only with no address field".	[7]
		Or	
	a)	What is a micro-operation of list and explain the four categories of the most common micro-operations?	[8]
	b)	What do you mean by addressing mode? Explain the following addressing modes with examples.	[7]
	a)	<ul><li>i) Index addressing mode ii) Relative addressing mode.</li><li>What is cache memory? Explain different types of mapping from main memory to</li></ul>	[8]
	<i>a)</i>	cache memory.	[0]
	b)	What is associative memory? Explain with the help of block diagram. Also mention the situation in which associative memory can be effective utilized. Or	[7]
	a)	Discuss the main features of associative memory Page Table. How does it work in mapping the virtual address into Physical memory address?	[8]
	b)	Explain about Direct Memory Access (DMA).	[7]
	a)	Explain instruction pipeline with neat timing diagram.	[8]
	b)	Explain about Hypercube and Mesh network.	[7]
		Or	
)	a)	Draw and explain arithmetic pipeline for floating point multiplication.	[8]





# II B. Tech I Semester Supplementary Examinations, September - 2021 COMPUTER ORGANIZATION

		(Com to CSE, IT)	
Tin	ne: 3	B hours Max. Marks: 75	
Answer any <b>FIVE</b> Questions each Question from each unit All Questions carry <b>Equal</b> Marks			
1	a)	Explain how a binary number can be converted to an octal and a hexadecimal number.	[8M]
	b)	Explain in detail about fixed-point representation.	[7M]
		Or	
2	a)	Design a 4-bit odd parity generator and checker and explain it.	[8M]
	b)	Draw a flowchart which explains multiplication of two signed magnitude fixed point number.	[7M]
3	a)	With the help of block diagram, explain the 4-bit binary subtractor.	[8M]
	b)	With the help of a diagram explain one stage of arithmetic logic shift unit.	[7M]
		Or	
4	a)	Discuss in brief about the flowchart for basic computer operations.	[8M]
	b)	What is interrupt? Explain different types of interrupt.	[7M]
5	a)	Illustrate the use of various addressing mode with examples.	[8M]
	b)	List and explain the functions of control unit.	[7M]
		Or	
6	a)	Writ about symbolic micro program and binary micro program.	[8M]
	b)	Discuss the two techniques to design the control unit.	[7M]
7	a)	Explain the various available formats and storage capability of DVD.	[8M]
	b)	What do you mean by the associative memory? Give the Hardware organization of associative memory.	[7M]
		Or	
8	a)	Discuss the various cache block replacement algorithms.	[8M]
	b)	What are the different kinds of DMA? Explain.	[7M]
9	a)	Explain multiprocessor system and its characteristics.	[8M]
	b)	Discuss the functioning of crossbar switching network.	[7M]
		Or	
10	a)	Explain the concept of speedup ratio with an example.	[8M]
	b)	Mention the pipeline conflicts that cause the instruction pipeline to deviate from its normal operation.	[7M]